Lateral Single Gate Single Channel Transistor With Noninverted Structure, I.e., Channel Layer Is Formed Before Gate (epo) Patents (Class 257/E21.413)
-
Patent number: 9607898Abstract: Forming a semiconductor layer on a semiconductor substrate, a top surface of the semiconductor layer above a fin in a second region is higher than a top surface of the semiconductor layer in a first region, etching the semiconductor layer and a mask in the first region to expose a top surface of the semiconductor substrate to form a first stack, and etching the semiconductor layer and the mask in the second region to expose a top surface of the fin to form a second stack, epitaxially growing a semiconductor material on a top surface of the fin not covered by the second stack, recessing the first and second stack to expose a top surface of the semiconductor layer, a portion of the mask remains above the semiconductor layer in the first stack, top surfaces of each of the first and second stacks each are substantially flush with one another.Type: GrantFiled: February 16, 2016Date of Patent: March 28, 2017Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ali Khakifirooz, Alexander Reznicek, Charan V. V. S. Surisetty
-
Patent number: 9570593Abstract: A variation in electrical characteristics, such as a negative shift of the threshold voltage or an increase in S value, of a fin-type transistor including an oxide semiconductor material is prevented. An oxide semiconductor film is sandwiched between a plurality of gate electrodes with an insulating film provided between the oxide semiconductor film and each of the gate electrodes. Specifically, a first gate insulating film is provided to cover a first gate electrode, an oxide semiconductor film is provided to be in contact with the first gate insulating film and extend beyond the first gate electrode, a second gate insulating film is provided to cover at least the oxide semiconductor film, and a second gate electrode is provided to be in contact with part of the second gate insulating film and extend beyond the first gate electrode.Type: GrantFiled: May 7, 2015Date of Patent: February 14, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Atsuo Isobe
-
Patent number: 9543415Abstract: The embodiments of the present invention provide a thin film transistor driving backplane and a manufacturing method thereof, and a display panel. The manufacturing method may comprise: manufacturing a backplane base disposed with a plurality of active device structures; disposing an electrode layer on the backplane base; and manufacturing the electrode layer into a source electrode, a drain electrode and a pixel electrode integrally disposed with the drain electrode by one patterning process.Type: GrantFiled: December 12, 2013Date of Patent: January 10, 2017Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Zuqiang Wang, Chien Hung Liu
-
Patent number: 9528194Abstract: Structures, devices and methods are provided for forming nanowires on a substrate. A first protruding structure is formed on a substrate. The first protruding structure is placed in an electrolytic solution. Anodic oxidation is performed using the substrate as part of an anode electrode. One or more nanowires are formed in the protruding structure. The nanowires are surrounded by a first dielectric material formed during the anodic oxidation.Type: GrantFiled: June 26, 2014Date of Patent: December 27, 2016Assignee: Taiwan Semiconductor Manufacturing Company Limited & National Taiwan UniversityInventors: Jenn-Gwo Hwu, Wei-Cheng Tian, Po-Hao Tseng
-
Patent number: 9524668Abstract: An AMOLED driving circuit, a driving method and a display device, wherein a control unit is connected to a data line and a control line, and is connected to a driving unit via first, second and third nodes; a charging unit is connected to the driving unit via the first node, and is connected to a first power source; the driving unit is connected to one end of a light emitting device, and is connected to the first power source; the other end of the light emitting device is connected to a second power source. The control unit controls a current so as to charge the charging unit through the driving unit, and controls the charging unit so as to supply a voltage to the driving unit through the first node, so that the driving unit is driven by the voltage and drives the light emitting device to emit light.Type: GrantFiled: October 11, 2013Date of Patent: December 20, 2016Assignees: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Wen Tan, Xiaojing Qi
-
Patent number: 9508620Abstract: It is an object of the present invention to provide a peeling method that causes no damage to a layer to be peeled and to allow not only a layer to be peeled with a small surface area but also a layer to be peeled with a large surface area to be peeled entirely. Further, it is also an object of the present invention to bond a layer to be peeled to various base materials to provide a lighter semiconductor device and a manufacturing method thereof. Particularly, it is an object to bond various elements typified by a TFT, (a thin film diode, a photoelectric conversion element comprising a PIN junction of silicon, or a silicon resistance element) to a flexible film to provide a lighter semiconductor device and a manufacturing method thereof.Type: GrantFiled: May 5, 2015Date of Patent: November 29, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Toru Takayama, Junya Maruyama, Yumiko Ohno
-
Patent number: 9496412Abstract: The transistor includes a gate electrode, a gate insulating film over the gate electrode, an oxide semiconductor film over the gate insulating film, a source electrode and a drain electrode electrically connected to the oxide semiconductor film. The oxide semiconductor film includes a first oxide semiconductor film on the gate electrode side and a second oxide semiconductor film over the first oxide semiconductor film. The first oxide semiconductor film includes a first region in which an atomic proportion of In is larger than that of M (M is Ti, Ga, Sn, Y, Zr, La, Ce, Nd, or Hf). The second oxide semiconductor film includes a second region in which an atomic proportion of In is smaller than that of the first oxide semiconductor film. The second region includes a portion thinner than the first region.Type: GrantFiled: July 10, 2015Date of Patent: November 15, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichi Koezuka, Kenichi Okazaki, Daisuke Kurosaki, Yukinori Shima, Yasuharu Hosaka
-
Patent number: 9484430Abstract: A back end of line device and method for fabricating a transistor device include a substrate having an insulating layer formed thereon and a channel layer formed on the insulating layer. A gate structure is formed on the channel layer. Dopants are implanted into an upper portion of the channel layer on opposite sides of the gate structure to form shallow source and drain regions using a low temperature implantation process. An epitaxial layer is selectively grown on the shallow source and drain regions to form raised regions above the channel layer and against the gate structure using a low temperature plasma enhanced chemical vapor deposition process, wherein low temperature is less than about 400 degrees Celsius.Type: GrantFiled: May 22, 2015Date of Patent: November 1, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Wilfried E. Haensch, Bahman Hekmatshoar-Tabari, Ali Khakifirooz, Tak H. Ning, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 9472649Abstract: A method of fabricating a multi-zone, short gate length thin film transistor is provided. Gate metal and a plurality of layers are deposited on a substrate. The layers include a gate insulator, a first semiconductor, a second semiconductor, and source contact metal. An insulator is deposited on the plurality of layers partially overlapping the gate electrode and masking part of the plurality of layers. Portions of the source contact metal not masked by the insulator are removed and the first and second semiconductors are diffused with dopants via a plasma. Sidewalls of the insulator and source metal contact are covered with an insulating layer. Portions of the second semiconductor not masked are removed by etching for a length of time to create undercuts below the insulator and extending under the source contact metal. The undercuts are filled with an insulating material and an external metal contact layer is deposited.Type: GrantFiled: December 9, 2015Date of Patent: October 18, 2016Assignee: The United States of America as represented by the Secretary of the Air ForceInventors: Burhan Bayraktaroglu, Kevin D Leedy
-
Patent number: 9461161Abstract: Integrated circuits with memory circuitry are provided. The memory circuitry may include memory cell transistors and associated pass transistors. The memory cell transistors and the pass transistors may be formed using multiple strips of oxide definition (OD) regions coupled in parallel. The multiple OD strips may have reduced widths. The ratio of the distance from adjacent OD strips to a given OD strip to the width of the given OD strip may be at least 0.5. Forming memory circuitry transistors using this multi-strip arrangement may provide increased levels of stress that improve transistor performance. Each OD strip may have a reduced width that still satisfies fabrication design rules. Forming OD regions having reduced width allows the pass transistors to be overdriven at higher voltage levels to further improve transistor performance.Type: GrantFiled: January 27, 2014Date of Patent: October 4, 2016Assignee: Altera CorporationInventors: Jun Liu, Qi Xiang
-
Patent number: 9356153Abstract: A thin film transistor includes a bottom gate electrode, a top gate electrode and an active pattern. The top gate electrode includes a transparent conductive material and overlaps with the bottom gate electrode. A boundary of the bottom gate electrode and a boundary of the top gate electrode are coincident with each other in a cross-sectional view. The active pattern includes a source portion, a drain portion and a channel portion disposed between the source portion and the drain portion. The channel portion overlaps with the bottom gate electrode and the top gate electrode.Type: GrantFiled: August 5, 2014Date of Patent: May 31, 2016Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Yoon-Ho Khang, Dong-Jo Kim, Su-Hyoung Kang, Yong-Su Lee
-
Patent number: 9263537Abstract: One method disclosed herein includes forming first and second gate cap protection layers that encapsulate and protect a gate cap layer. A novel transistor device disclosed herein includes a gate structure positioned above a semiconductor substrate, a spacer structure positioned adjacent the gate structure, a layer of insulating material positioned above the substrate and around the spacer structure, a gate cap layer positioned above the gate structure and the spacer structure, and a gate cap protection material that encapsulates the gate cap layer, wherein portions of the gate cap protection material are positioned between the gate cap layer and the gate structure, the spacer structure and the layer of insulating material.Type: GrantFiled: October 28, 2014Date of Patent: February 16, 2016Assignees: GLOBALFOUNDRIES Inc., International Business Machines CorporationInventors: Daniel Pham, Xiuyu Cai, Balasubramanian Pranatharthiharan, Pranita Kulkarni
-
Patent number: 9040995Abstract: A semiconductor device includes a pixel electrode and a transistor which includes a first gate electrode, a first insulating layer over the first gate electrode, a semiconductor layer over the first insulating layer, a second insulating layer over the semiconductor layer, and a second gate electrode. The pixel electrode and the second gate electrode are provided over the second insulating layer. The first gate electrode has a region overlapping with the semiconductor layer with the first insulating layer provided therebetween. The second gate electrode has a region overlapping with the semiconductor layer with the second insulating layer provided therebetween. A first region is at least part of a region where the second gate electrode overlaps with the semiconductor layer. A second region is at least part of a region where the pixel electrode is provided. The second insulating layer is thinner in the first region than in the second region.Type: GrantFiled: March 21, 2014Date of Patent: May 26, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 9024323Abstract: Provided is an array substrate including a base substrate, a thin film transistor having a semiconductor layer disposed on a first part of the base substrate. The semiconductor layer includes a source electrode and a drain electrode, a gate electrode disposed on the semiconductor layer and insulated from the semiconductor layer. A light-blocking layer disposed between the base substrate and the thin film transistor. The light-blocking layer comprises a first layer continuously disposed on and around the first part of the base substrate, and a second layer formed on the first part of the base substrate without extending outside of the first part, the second layer being disposed on the first layer.Type: GrantFiled: August 30, 2012Date of Patent: May 5, 2015Assignee: Samsung Display Co., Ltd.Inventors: Hwa Yeul Oh, Osung Seo, Jeanho Song, Hyoung Cheol Lee, Taekyung Yim
-
Patent number: 8927983Abstract: Disclosed herein is a thin film transistor array substrate. The thin film transistor array substrate includes a display area and a non-display area. The non-display area includes a signal line, a connecting line and a metal contact. The connecting line is formed in a first patterned metal layer. The signal line and the metal contact are formed in a second patterned metal layer. The connecting line is connected to the signal line by a first through-hole, and the connecting line is connected to the metal contact by a second through-hole. Furthermore, a method of fabricating the thin film transistor array substrate is also disclosed.Type: GrantFiled: August 19, 2012Date of Patent: January 6, 2015Assignee: E Ink Holdings Inc.Inventors: Wen-Chung Tang, Fang-An Shu, Yao-Chou Tsai, Ted-Hong Shinn
-
Patent number: 8912057Abstract: A semiconductor device with an n-type transistor and a p-type transistor having an active region is provided. The active region further includes two adjacent gate structures. A portion of a dielectric layer between the two adjacent gate structures is selectively removed to form a contact opening having a bottom and sidewalls over the active region. A bilayer liner is selectively provided within the contact opening in the n-type transistor and a monolayer liner is provided within the contact opening in the p-type transistor. The contact opening in the n-type transistor and p-type transistor is filled with contact material. The monolayer liner is treated to form a silicide lacking nickel in the p-type transistor.Type: GrantFiled: June 5, 2013Date of Patent: December 16, 2014Assignee: GLOBALFOUNDRIES Inc.Inventor: Derya Deniz
-
Patent number: 8901658Abstract: A thin film transistor (TFT) is provided, which includes a gate, a semiconductor layer, an insulation layer, a source and a drain. The semiconductor layer has a first end and a second end opposite to the first end. The insulation layer is disposed between the gate and the semiconductor layer. The source clamps the first end of the semiconductor layer and the drain clamps the second end of the semiconductor layer.Type: GrantFiled: December 4, 2012Date of Patent: December 2, 2014Assignee: E Ink Holdings Inc.Inventors: Henry Wang, Chia-Chun Yeh, Xue-Hung Tsai, Ted-Hong Shinn
-
Patent number: 8890172Abstract: An object of the present invention is to provide an EL display device having high operation performance and reliability. A third passivation film 45 is disposed under the EL element 203 comprising a pixel electrode (anode) 46, an EL layer 47 and a cathode 48, and diffusion of alkali metals from the EL element 203 formed by ink jet method into TFTs is prevented. Further, the third passivation film 45 prevents penetration of moisture and oxygen from the TFTs, and suppress degradation of the EL element 203 by dispersing the heat generated by the EL element 203.Type: GrantFiled: January 20, 2011Date of Patent: November 18, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Kunitaka Yamamoto, Toshimitsu Konuma
-
Patent number: 8865529Abstract: A thin-film transistor device manufacturing method and others according to the present disclosure includes: forming a plurality of gate electrodes above a substrate; forming a gate insulating layer on the plurality of gate electrodes; forming an amorphous silicon layer on the gate insulating layer; forming a buffer layer and a light absorbing layer above the amorphous silicon layer; forming a crystalline silicon layer by crystallizing the amorphous silicon layer with heat generated by heating the light absorbing layer using a red or near infrared laser beam; and forming a source electrode and a drain electrode on the crystalline silicon layer in a region that corresponds to each of the plurality of gate electrodes, and film thicknesses of the gate insulating layer, the amorphous silicon layer, the buffer layer, and the light absorbing layer satisfy predetermined expressions.Type: GrantFiled: June 13, 2012Date of Patent: October 21, 2014Assignee: Panasonic CorporationInventor: Yuta Sugawara
-
Patent number: 8853738Abstract: A power LDMOS device including a substrate, source and drain regions, gates and trench insulating structures is provided. The substrate has a finger tip area, a finger body area and a palm area. The source regions are in the substrate in the finger body area and further extend to the finger tip area. The neighboring source regions in the finger tip area are connected. The outmost two source regions further extend to the palm area and are connected. The drain regions are in the substrate in the finger body area and further extend to the palm area. The neighboring drain regions in the palm area are connected. The source and drain regions are disposed alternately. A gate is disposed between the neighboring source and drain regions. The trench insulating structures are in the substrate in the palm area and respectively surround ends of the drain regions.Type: GrantFiled: June 27, 2011Date of Patent: October 7, 2014Assignee: Episil Technologies Inc.Inventors: Chung-Yeh Lee, Pei-Hsun Wu, Shiang-Wen Huang
-
Patent number: 8853590Abstract: A device for irradiating a laser beam onto an amorphous silicon thin film formed on a substrate. The device includes: a stage mounting the substrate; a laser oscillator for generating a laser beam; a projection lens for focusing and guiding the laser beam onto the thin film; a reflector for reflecting the laser beam guided onto the thin film; a controller for controlling a position of the reflector; and an absorber for absorbing the laser beam reflected by the reflector.Type: GrantFiled: November 6, 2007Date of Patent: October 7, 2014Assignee: Samsung Display Co., Ltd.Inventors: Hyun-Jae Kim, Myung-Koo Kang
-
Patent number: 8846514Abstract: A thin film transistor array panel according to an exemplary embodiment of the present disclosure includes: an insulating substrate; a gate electrode disposed on the insulating substrate; a gate insulating layer disposed on the gate electrode; a semiconductor disposed on the gate insulating layer; a source electrode and a drain electrode disposed on the semiconductor; an ohmic contact layer disposed at an interface between at least one of the source and drain electrodes and the semiconductor. Surface heights of the source and drain electrodes different, while surface heights of the semiconductor and the ohmic contact layer are the same. The ohmic contact layer is made of a silicide of a metal used for the source and drain electrodes.Type: GrantFiled: July 27, 2012Date of Patent: September 30, 2014Assignee: Samsung Display Co., Ltd.Inventors: Sang Ho Park, Yoon Ho Khang, Se Hwan Yu, Yong Su Lee, Chong Sup Chang, Myoung Geun Cha, Hyun Jae Na
-
Patent number: 8815663Abstract: A method of manufacturing a TFT, including forming a buffer layer, an amorphous silicon layer, an insulating layer, and a first conductive layer on a substrate, forming a polycrystalline silicon layer by crystallizing the amorphous silicon layer, forming a semiconductor layer, a gate insulating layer, and a gate electrode that have a predetermined shape by simultaneously patterning the polycrystalline silicon layer, the insulating layer, and the first conductive layer, wherein the polycrystalline silicon layer is further etched to produce an undercut recessed a distance compared to sidewalls of the insulating layer and the first conductive layer, forming source and drain regions within the semiconductor layer by doping corresponding portions of the semiconductor layer, forming an interlayer insulating layer on the gate electrode, the interlayer insulating layer covering the gate insulating layer and forming source and drain electrodes that are electrically connected to source and drain regions respectively.Type: GrantFiled: December 7, 2011Date of Patent: August 26, 2014Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Keon Park, Jong-Ryuk Park, Tak-Young Lee, Jin-Wook Seo, Ki-Yong Lee
-
Patent number: 8772897Abstract: A thin-film transistor includes a semiconductor pattern, a first gate electrode, a source electrode, a drain electrode and a second gate electrode. The semiconductor pattern is formed on a substrate. A first conductive layer has a pattern that includes the first gate electrode which is electrically insulated from the semiconductor pattern. A second conductive layer has a pattern that includes a source electrode electrically connected to the semiconductor pattern, a drain electrode spaced apart from the source electrode, and a second gate electrode electrically connected to the first gate electrode. The second gate electrode is electrically insulated from the semiconductor pattern, the source electrode and the drain electrode.Type: GrantFiled: March 16, 2011Date of Patent: July 8, 2014Assignee: Samsung Display Co., Ltd.Inventors: Ki-Won Kim, Kap-Soo Yoon, Woo-Geun Lee, Yeong-Keun Kwon, Hye-Young Ryu, Jin-Won Lee, Hyun-Jung Lee
-
Patent number: 8772779Abstract: A display substrate includes a driving element, a switching element, a gate line, a data line, a driving voltage line and an electroluminescent element. The driving element includes a driving control electrode formed from a first conductive layer, and a driving input electrode and a driving output electrode formed from a second conductive layer. The switching element includes a switching control electrode formed from the second conductive layer, and a switching input electrode and a switching output electrode formed from a third conductive layer. The gate and data lines are formed from the second and third conductive layers, respectively. The driving voltage line is formed from the third conductive layer. Thus, misalignment between upper and lower patterns may be prevented to improve the reliability of a manufacturing process and increase an aperture ratio, thereby enhancing display quality.Type: GrantFiled: August 20, 2012Date of Patent: July 8, 2014Assignee: Samsung Display Co., Ltd.Inventors: Kwang-Chul Jung, Baek-Woon Lee, Joon-Chul Goh
-
Patent number: 8748895Abstract: Disclosed is a display device and an electronic apparatus incorporating the display device. The display device includes a transistor and a planarization film over the transistor. The planarization film has an opening where an edge portion is rounded. The display device further includes a first electrode over the planarization film and an organic resin film over the first electrode. The organic resin film also has an opening where an edge portion is rounded. The organic resin film is located in the opening of the planarization film. The first electrode and the transistor are electrically connected to each other through a conductive film. The first electrode is in contact with a top surface of the conductive film. Over the first electrode, a light-emitting member and a second electrode are provided.Type: GrantFiled: June 20, 2013Date of Patent: June 10, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Murakami, Mitsuaki Osame
-
Patent number: 8703549Abstract: An oxide or nitride semiconductor layer is formed over a substrate. A first conductive layer including a first element and a second element, and a second conductive layer including the second element are formed over the semiconductor layer. The first element is oxidized or nitrogenized near an interface region between the first conductive layer and the oxide or nitride semiconductor layer by heat treatment or laser irradiation. The Gibbs free energy of oxide formation of the first element is lower than those of the second element or any element in the oxide or nitride semiconductor layer.Type: GrantFiled: February 25, 2013Date of Patent: April 22, 2014Assignee: Samsung Display Co., Ltd.Inventors: Je-Hun Lee, Do-Hyun Kim, Tae-Hyung Ihn
-
Patent number: 8673697Abstract: A method of fabricating a thin film transistor, comprising steps of preparing a substrate; forming a polycrystalline silicon layer on the substrate; injecting impurities into the polycrystalline silicon layer for channel doping; patterning the polycrystalline silicon layer and forming a semiconductor layer; annealing the semiconductor layer in an H2O atmosphere, and forming a thermal oxide layer on the semiconductor layer; forming a silicon nitride layer on the thermal oxide layer; forming a gate electrode at a location corresponding to a predetermined region of the semiconductor layer; forming an interlayer insulating layer on the entire surface of the substrate; and forming source and drain electrodes electrically connected with the semiconductor layer.Type: GrantFiled: May 4, 2011Date of Patent: March 18, 2014Assignee: Samsung Display Co., Ltd.Inventors: Moon-Jin Kim, Kyoung-Bo Kim, Ki-Yong Lee, Han-Hee Yoon
-
Patent number: 8669567Abstract: A light-emitting device is disclosed. More particularly, the light-emitting device comprises a first substrate; a light-emitting element over the first substrate; a second substrate over the light-emitting element, wherein the second substrate contains a concave portion; a sealant between the first substrate and the second substrate; and a material having a water absorbing property is formed in the concave portion, wherein the material having the water absorbing property is provided so as not to overlap the light-emitting element, and so as to be spaced from the sealant.Type: GrantFiled: June 10, 2011Date of Patent: March 11, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takahiro Kawakami, Kaoru Tsuchiya, Takeshi Nishi, Yoshiharu Hirakata, Keiko Kida, Ayumi Sato, Shunpei Yamazaki
-
Patent number: 8642409Abstract: According to one embodiment, there is provided a method of manufacturing a semiconductor device. In the method, a substrate portion and a fin portion on the substrate portion are formed. A first silicon oxide film is formed on each side surface of the fin portion. A polysilazane film having an upper surface lower than the upper surface of the first silicon oxide film is formed on each side surface of the first silicon oxide film. The polysilazane film is converted into a silicon oxynitride film. The first silicon oxide film is etched to make the upper surface of the first silicon oxide film not higher than the upper surface of the silicon oxynitride film. A heavily doped semiconductor layer is formed in the fin portion.Type: GrantFiled: March 19, 2012Date of Patent: February 4, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Keisuke Nakazawa
-
Patent number: 8623720Abstract: A thin film transistor (TFT), a method of fabricating the same, and an organic light emitting diode (OLED) display device including the TFT. The TFT includes a substrate having a pixel region and a non-pixel region, a semiconductor layer, a gate insulating layer, a gate electrode, and source and drain electrodes disposed on the pixel region, at least one gettering site disposed on the non-pixel region, and at least one connection portion to connect the at least one gettering site and the semiconductor layer. The method of fabricating the TFT includes patterning a polycrystalline silicon (poly-Si) layer to form a plurality of semiconductor layers, connection portions, and at least one gettering site, the semiconductor layers being connected to the at least one gettering site via the connection portions, and annealing the substrate to getter the plurality of semiconductor layers.Type: GrantFiled: May 4, 2012Date of Patent: January 7, 2014Assignee: Samsung Display Co., Ltd.Inventors: Joo-Chul Yoon, Oh-Seob Kwon, Yong-Soo Lee, Su-Bin Song, Joo-Hwa Lee, Byoung-Keon Park, Tae-Hoon Yang, Jin-Wook Seo, Ki-Yong Lee
-
Patent number: 8619243Abstract: A mobility measuring apparatus includes a storage unit that respectively stores a relationship between the mobility ? of carriers in a semiconductor and a decay constant ? of the carriers and a relationship between a reflectivity R of the semiconductor to a terahertz light and the decay constant ? of the carriers, a light radiating unit that radiates a terahertz light to the semiconductor as a sample, a detecting unit that detects a reflected light of the sample to the radiated terahertz light, a reflectivity calculating unit that calculates the reflectivity Rexp of the sample by determining a ratio of an intensity of the reflected light relative to an intensity of the radiated terahertz light, an obtaining unit that obtains the decay constant ?exp of the sample corresponding to the reflectivity Rexp of the sample by making reference to the stored relationship between the reflectivity R and the decay constant ? of the carriers, and a mobility calculating unit that calculates the mobility ?exp of the sample frType: GrantFiled: August 31, 2010Date of Patent: December 31, 2013Assignees: Riken, Furukawa Co., Ltd.Inventors: Seigo Ohno, Hiromasa Ito, Hiroaki Minamide, Akihide Hamano
-
Patent number: 8610128Abstract: A thin film transistor includes: a silicon nanowire on a substrate, the silicon nanowire having a central portion and both side portions of the central portion; a gate electrode on the central portion; and a source electrode and a drain electrode spaced apart from the source electrode on the both side portions, the source electrode and the drain electrode electrically connected to the silicon nanowire, respectively.Type: GrantFiled: March 25, 2013Date of Patent: December 17, 2013Assignee: LG Display Co., Ltd.Inventors: Gee-Sung Chae, Mi-Kyung Park
-
Patent number: 8592902Abstract: Gate cross diffusion in a semiconductor structure is substantially reduced or eliminated by forming multiple n-type gate regions with different dopant concentrations and multiple p-type gate regions with different dopant concentrations so that the n-type gate region with the lowest dopant concentration touches the p-type gate region with the lowest dopant concentration.Type: GrantFiled: September 21, 2012Date of Patent: November 26, 2013Assignee: Texas Instrument IncorporatedInventor: Manoj Mehrotra
-
Patent number: 8575720Abstract: A process is described for integrating, on an inert substrate, a device having at least one passive component and one active component. The process comprises: deposition of a protection dielectric layer on the inert substrate; formation of a polysilicon island on the protection dielectric layer; integration of the active component on the polysilicon island; deposition of the covering dielectric layer on the protection dielectric layer and on the active component; integration of the passive component on the covering dielectric layer; formation of first contact structures in openings realised in the covering dielectric layer in correspondence with active regions of the active component; and formation of second contact structures in correspondence with the passive component. An integrated device obtained through this process is also described.Type: GrantFiled: May 14, 2007Date of Patent: November 5, 2013Assignee: STMicroelectronics S.r.l.Inventors: Salvatore Leonardi, Salvatore Coffa, Claudia Caligiore, Francesca Paola Tramontana
-
Patent number: 8563379Abstract: A method for producing a semiconductor device includes preparing a structure having a substrate, a planar semiconductor layer and a columnar semiconductor layer, forming a second drain/source region in the upper part of the columnar semiconductor layer, forming a contact stopper film and a contact interlayer film, and forming a contact layer on the second drain/source region. The step for forming the contact layer includes forming a pattern and etching the contact interlayer film to the contact stopper film using the pattern to form a contact hole for the contact layer and removing the contact stopper film remaining at the bottom of the contact hole by etching. The projection of the bottom surface of the contact hole onto the substrate is within the circumference of the projected profile of the contact stopper film formed on the top and side surface of the columnar semiconductor layer onto the substrate.Type: GrantFiled: December 10, 2012Date of Patent: October 22, 2013Assignee: Unisantis Electronics Singapore Pte Ltd.Inventors: Fujio Masuoka, Shintaro Arai, Hiroki Nakamura, Tomohiko Kudo, R. Ramana Murthy, Nansheng Shen, Kavitha Devi Buddharaju, Navab Singh
-
Patent number: 8563979Abstract: In a liquid crystal display device, a first substrate includes electrical wirings and a semiconductor integrated circuit which has TFTs and is connected electrically to the electrical wirings, and a second substrate includes a transparent conductive film on a surface thereof. A surface of the first substrate that the electrical wirings are formed is opposite to the transparent conductive film on the second substrate. Also, in a liquid crystal display device, a first substrate includes a matrix circuit and a peripheral driver circuit, and a second substrate is opposite to the first substrate. Spacers are provided between the first and second substrates. A seal material is formed outside the matrix circuits and the peripheral driver circuits in the first and second substrates. A protective film is formed on the peripheral driver circuit has substantially a thickness equivalent to an interval between the substrates which is formed by the spacers.Type: GrantFiled: September 2, 2011Date of Patent: October 22, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Setsuo Nakajima, Yasuyuki Arai
-
Patent number: 8563406Abstract: The present invention provides a semiconductor substrate, which comprises a singlecrystalline Si substrate which includes an active layer having a channel region, a source region, and a drain region, the singlecrystalline Si substrate including at least a part of a device structure not containing a well-structure or a channel stop region; a gate insulating film formed on the singlecrystalline Si substrate; a gate electrode formed on the gate insulating film; a LOCOS oxide film whose thickness is more than a thickness of the gate insulating film, the LOCOS oxide film being formed on the singlecrystalline Si substrate by surrounding the active layer; and an insulating film formed over the gate electrode and the LOCOS oxide film.Type: GrantFiled: April 1, 2009Date of Patent: October 22, 2013Assignee: Sharp Kabushiki KaishaInventors: Yutaka Takafuji, Yasumori Fukushima, Masao Moriguchi
-
Patent number: 8546803Abstract: In an organic light-emitting display having superior image quality and device reliability, and a related method of manufacturing the organic light-emitting display, the organic light-emitting display comprises: a gate electrode formed on a substrate; an interlayer insulating film formed on the substrate so as to cover the gate electrode; and a transparent electrode formed on the interlayer insulating film. The interlayer insulating film comprises multiple layers having different refractive indices.Type: GrantFiled: June 14, 2011Date of Patent: October 1, 2013Assignee: Samsung Display Co., Ltd.Inventors: Chun-Gi You, Joon-Hoo Choi
-
Patent number: 8518756Abstract: A method for crystallizing a thin film A gate insulating film formed on a substrate so as to cover a gate electrode. A light absorption layer is formed thereon through a buffer layer. Energy lines Lh are applied to the light absorption layer from a continuous-wave laser such as a semiconductor laser. This anneals only a surface side of the light absorption layer Lh and produces a crystalline silicon film obtained by crystallizing the amorphous silicon film using heat generated by thermal conversion of the energy lines Lh at the light absorption layer and heat of the annealing reaction.Type: GrantFiled: April 6, 2012Date of Patent: August 27, 2013Assignee: Sony CorporationInventors: Nobuhiko Umezu, Koichi Tsukihara, Goh Matsunobu, Yoshio Inagaki, Koichi Tatsuki, Shin Hotta, Katsuya Shirai
-
Patent number: 8513669Abstract: A thin film transistor (TFT) includes a substrate, a semiconductor layer disposed on the substrate and including a channel region and source and drain regions, a gate electrode disposed in a position corresponding to the channel region of the semiconductor layer, a gate insulating layer interposed between the gate electrode and the semiconductor layer to electrically insulate the semiconductor layer from the gate electrode, a metal structure made up of metal layer, a metal silicide layer, or a double layer thereof disposed apart from the gate electrode over or under the semiconductor layer in a position corresponding to a region of the semiconductor layer other than a channel region, the structure being formed of the same material as the gate electrode, and source and drain electrodes electrically connected to the source and drain regions of the semiconductor layer.Type: GrantFiled: August 20, 2008Date of Patent: August 20, 2013Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Keon Park, Jin-Wook Seo, Tae-Hoon Yang, Kil-Won Lee
-
Patent number: 8502231Abstract: To realize a semiconductor device including a capacitor element capable of obtaining a sufficient capacitor without reducing an opening ratio, in which a pixel electrode is flattened in order to control a defect in orientation of liquid crystal. A semiconductor device of the present invention includes a light-shielding film formed on the thin film transistor, a capacitor insulating film formed on the light-shielding film, a conductive layer formed on the capacitor insulating film, and a pixel electrode that is formed so as to be electrically connected to the conductive layer, in which a storage capacitor element comprises the light-shielding film, the capacitor insulating film, and the conductive layer, whereby an area of a region serving as the capacitor element can be increased.Type: GrantFiled: May 18, 2012Date of Patent: August 6, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tatsuya Arao
-
Patent number: 8497508Abstract: A wiring line is electrically connected in parallel to an auxiliary wiring line via a plurality of contact holes. The contact holes are formed through an insulating film and arranged in vertical direction to the wiring line. Since the auxiliary wiring line is formed in the same layer as an electrode that constitutes a TFT, the electric resistance of the wiring line can be reduced effectively without increasing the number of manufacturing steps.Type: GrantFiled: April 18, 2012Date of Patent: July 30, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Hisashi Ohtani, Yasushi Ogata, Shunpei Yamazaki
-
Patent number: 8487313Abstract: An emissive device includes a substrate; a switching element disposed on a surface of the substrate; an insulating layer covering the switching element; a contact hole disposed in the insulating layer; a first electrode disposed on a surface of the insulating layer and electrically connected to the switching element via the contact hole in the insulating layer; a second electrode disposed at a side opposite the substrate with respect to the first electrode; a luminescent layer disposed between the first electrode and the second electrode; and a light shield disposed at a side from which light from the luminescent layer emerges and having a portion covering the contact hole when viewed in a direction perpendicular to the substrate.Type: GrantFiled: March 31, 2010Date of Patent: July 16, 2013Assignee: Seiko Epson CorporationInventor: Takehiko Kubota
-
Patent number: 8471259Abstract: Disclosed is a display device and an electronic apparatus incorporating the display device. The display device includes a transistor and a planarization film over the transistor. The planarization film has an opening where an edge portion is rounded. The display device further includes a first electrode over the planarization film and an organic resin film over the first electrode. The organic resin film also has an opening where an edge portion is rounded. The organic resin film is located in the opening of the planarization film. The first electrode and the transistor are electrically connected to each other through a conductive film. The first electrode is in contact with a top surface of the conductive film. Over the first electrode, a light-emitting member and a second electrode are provided.Type: GrantFiled: June 25, 2012Date of Patent: June 25, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Murakami, Mitsuaki Osame
-
Patent number: 8460979Abstract: A method of forming a backside illuminated image sensor using an SOI substrate including a handle substrate, an insulator formed on the handle substrate, and a semiconductor layer formed on the insulator. A sensor element is formed on the semiconductor layer, a dielectric layer is formed overlying the semiconductor layer and the sensor element; and an interconnection structure is formed in the dielectric layer to electrically connect the sensor element. A carrier substrate is forming the dielectric layer. After flipping, the handle substrate is removed to expose the insulator layer.Type: GrantFiled: April 19, 2010Date of Patent: June 11, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhy-Ming Hung, Jen-Cheng Liu, Dun-Nian Yaung
-
Patent number: 8441015Abstract: A method for fabricating an LCD device includes providing first and second substrates; forming an active layer on the first substrate and forming first and second ohmic contact layers on the active layer; forming a first insulation film on the first substrate; forming a gate electrode on the first substrate; forming a second insulation film on the first substrate; forming a pixel electrode on the first substrate; forming a third insulation film on the first substrate; removing a portion of the first to third insulation film to form first and second contact holes, wherein the first contact hole exposes a portion of the first ohmic contact layer and the second contact hole exposes a portion of the second ohmic contact layer; forming a source electrode electrically connected with the first ohmic contact layer within the first contact hole; forming a drain electrode electrically connected with the second ohmic contact layer and the pixel electrode within the second contact hole; and attaching the first and secondType: GrantFiled: December 15, 2005Date of Patent: May 14, 2013Assignee: LG Display Co., Ltd.Inventors: Sang Hee Yu, Sang Chul Han
-
Patent number: 8426869Abstract: A thin film transistor includes: a silicon nanowire on a substrate, the silicon nanowire having a central portion and both side portions of the central portion; a gate electrode on the central portion; and a source electrode and a drain electrode spaced apart from the source electrode on the both side portions, the source electrode and the drain electrode electrically connected to the silicon nanowire, respectively.Type: GrantFiled: March 10, 2010Date of Patent: April 23, 2013Assignee: LG Display Co., Ltd.Inventors: Gee-Sung Chae, Mi-Kyung Park
-
Patent number: 8426296Abstract: The disclosed subject matter relates to systems and methods for preparing epitaxially textured polycrystalline films. In one or more embodiments, the method for making a textured thin film includes providing a precursor film on a substrate, the film includes crystal grains having a surface texture and a non-uniform degree of texture throughout the thickness of the film, wherein at least a portion of the this substrate is transparent to laser irradiation; and irradiating the textured precursor film through the substrate using a pulsed laser crystallization technique at least partially melt the film wherein the irradiated film crystallizes upon cooling to form crystal grains having a uniform degree of texture.Type: GrantFiled: August 29, 2011Date of Patent: April 23, 2013Assignee: The Trustees of Columbia University in the City of New YorkInventor: James S. Im
-
Patent number: RE45989Abstract: A semiconductor device includes a semiconductor layer stack 13 formed on a substrate 11 and having a channel region, a first electrode 16A and a second electrode 16B formed spaced apart from each other on the semiconductor layer stack 13, a first gate electrode 18A formed between the first electrode 16A and the second electrode 16B, and a second gate electrode 18B formed between the first gate electrode 18A and the second electrode 16B. A first control layer 19A having a p-type conductivity is formed between the semiconductor layer stack 13 and the first gate electrode 18A.Type: GrantFiled: June 10, 2014Date of Patent: April 26, 2016Assignee: PANASONIC CORPORATIONInventors: Tatsuo Morita, Manabu Yanagihara, Hidetoshi Ishida, Yasuhiro Uemoto, Hiroaki Ueno, Tsuyoshi Tanaka, Daisuke Ueda