Liquid Phase Etching Patents (Class 438/745)
-
Patent number: 8138098Abstract: A stacked structure including a soluble organic semiconductor material and a water soluble photosensitive material is provided. The water soluble photosensitive material is disposed on the surface of the soluble organic semiconductor material.Type: GrantFiled: March 2, 2008Date of Patent: March 20, 2012Assignee: Industrial Technology Research InstituteInventors: Chien-Hsien Yu, Jia-Chong Ho, Yi-Kai Wang, Ya-Lang Chen
-
Patent number: 8138086Abstract: A method of manufacturing a flash memory device and devices thereof, which may be capable of preventing damage to a gate. A method of manufacturing a flash memory device may include preparing a semiconductor substrate having an active region defined by a device separator. A method of manufacturing a flash memory device may include forming a floating gate, a oxide-nitride-oxide (ONO) layer and/or a control gate layer on and/or over a substrate. A method of manufacturing a flash memory device may include forming a low temperature oxide (LTO) film on and/or over a control gate, etching a LTO film to expose a desired part of a control gate, using a LTO film as a mask to etch a desired part of each of a floating gate layer, a ONO layer and/or a control gate to form a gate pattern, and/or substantially removing a LTO film by wet etching.Type: GrantFiled: December 11, 2009Date of Patent: March 20, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Chung-Kyung Jung
-
Publication number: 20120064727Abstract: Substrate treatment equipment includes a wet treatment apparatus for treating a substrate with a solution (liquid), a drying (treatment) apparatus discrete from the wet treatment apparatus and for drying the substrate using a supercritical fluid, and a transfer device. The substrate is extracted by the transfer device from the wet treatment apparatus after the substrate has been treated and the substrate is transferred by the device while wet to the dry treatment apparatus. To this end, various elements/methods may be used to keep the substrate wet or wet the substrate. In any case, the substrate is prevented from drying naturally, i.e., from air-drying, as the substrate is being transferred from the wet treatment apparatus to the drying apparatus. Thus, equipment and method prevent defects such as water spots and the leaning of fine structures on the substrate.Type: ApplicationFiled: September 6, 2011Publication date: March 15, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung-min Oh, Kun-tack Lee, Hyo-san Lee, Young-hoo Kim, Jung-won Lee, Sang-won Bae, Yong-jhin Cho
-
Patent number: 8133403Abstract: An acidic etcher solution for etching a substrate's surface. The acidic etcher solution includes an acid and a pH indicator, the pH indicator having at least one color transition at a pH below 7. The acidic etcher solution having an initial color at an initial pH when applied to the surface to allow determination of the evenness of the coating and the etcher having a second color at a second pH higher than the first pH wherein visual inspection allows for a determination that the etcher is substantially finished reacting.Type: GrantFiled: July 31, 2007Date of Patent: March 13, 2012Assignee: Behr Process CorporationInventors: Jigui Li, Ming-Ren Tarng
-
Patent number: 8128755Abstract: Disclosed are cleaning solvents and cleaning methods for metallic compounds deposited on the equipment that supplies organometallic compounds to the manufacturing tool in the photovoltaic industry or the semiconductor industry. The cleaning solvents and the cleaning methods disclosed not only selectively remove the metallic compound without corroding the equipment, but also improve the ordinary cleaning process. Moreover, the cleaning solvents and the cleaning methods disclosed improve maintenance costs for the supply system because the equipment may be cleaned without being detached from the supply system.Type: GrantFiled: June 17, 2010Date of Patent: March 6, 2012Assignee: L'Air Liquide Societe Anonyme pour l'Etude Et L'Exploitation des Procedes Georges ClaudeInventor: Yoichi Sakata
-
Patent number: 8129287Abstract: A first oxide film and a second oxide film 16 are formed in a first region 13a and a second region 13b, respectively, on the surface of the semiconductor substrate 10, via thermal oxidization method, and the first oxide film is removed while the second oxide film 16 is covered with the resist layer 18 formed thereon, and then the resist layer 18 is removed with a chemical solution containing an organic solvent such as isopropyl alcohol as a main component. Subsequently, a third oxide film 22 having different thickness than the second oxide film 16 is formed in the first region 13a.Type: GrantFiled: June 16, 2008Date of Patent: March 6, 2012Assignee: Renesas Electronics CorporationInventors: Tatsuya Suzuki, Hidemitsu Aoki
-
Publication number: 20120052687Abstract: A benign all-wet process for stripping photoresist after an implantation process performed to fabricate a device is provided. A method of stripping implanted resist includes a first step of disrupting a crust formed on the surface of the resist during the implantation process and then removing the underlying resist. In accordance with embodiments of the invention, a catalyzed hydrogen peroxide (CHP) chemical system is used to disrupt the crust and allow for low temperature (<180° C.) removal of the underlying resist.Type: ApplicationFiled: December 29, 2010Publication date: March 1, 2012Applicant: ARIZONA BOARD OF REGENTS ON BEHALF OF THE UNIVERSITY OF ARIZONAInventors: SRINI RAGHAVAN, Rajkumar Govindarajan, Manish Keswani
-
Patent number: 8123961Abstract: Methods for fabricating sublithographic, nanoscale arrays of openings and linear microchannels utilizing self-assembling block copolymers, and films and devices formed from these methods are provided. Embodiments of the invention use a self-templating or multilayer approach to induce ordering of a self-assembling block copolymer film to an underlying base film to produce a multilayered film having an ordered array of nanostructures that can be removed to provide openings in the film which, in some embodiments, can be used as a template or mask to etch openings in an underlying material layer.Type: GrantFiled: April 20, 2007Date of Patent: February 28, 2012Assignee: Micron Technology, Inc.Inventor: Dan B. Millward
-
Patent number: 8123976Abstract: As a washing liquid and an etching solution for semiconductor substrates and glass substrates, alkaline aqueous solutions are used; however, since metal impurities are adsorbed on the substrate surface during processing, a next process for removing the adsorbed metal impurities is required. In addition, when a washing liquid is used, it cannot wash off metal impurities; therefore an acid washing process is required. The present invention provides an aqueous solution composition, which is an alkaline aqueous solution but is able to prevent adsorption of metal impurities, which also has cleaning capability. By means of an alkaline aqueous solution composition used for washing or etching a substrate, the composition comprising a chelating agent represented by the general formula (1): and an alkaline component, the adsorption of metal impurities on the substrate is prevented, and metal impurities adsorbed on the substrate are washed off.Type: GrantFiled: June 6, 2008Date of Patent: February 28, 2012Assignee: Kanto Kagaku Kabushiki KaishaInventor: Norio Ishikawa
-
Patent number: 8124544Abstract: It is an object of the present invention to provide a semiconductor device including a wiring having a preferable shape. A manufacturing method includes the steps of forming a first conductive layer connected to an element and a second conductive layer thereover; forming a resist mask over the second conductive layer; processing the second conductive layer by dry etching with the use of the mask; and processing the first conductive layer by wet etching with the mask left, wherein the etching rate of the second conductive layer is higher than that of the first conductive layer in the dry etching, and wherein the etching rate of the second conductive layer is the same as or more than that of the first conductive layer in the wet etching.Type: GrantFiled: June 3, 2009Date of Patent: February 28, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoru Okamoto, Teruyuki Fujii, Hideto Ohnuma, Akihiro Ishizuka
-
Patent number: 8119537Abstract: A method is provided for selectively etching native oxides or other contaminants to metal nitrides and metal oxides during manufacture of a semiconductor device. The method utilizes a substantially non-aqueous etchant which includes a source of fluorine ions. In a preferred embodiment, the etchant comprises H2SO4 and HF. The etchant selectively etches native and doped oxides or other contaminants without excessively etching metal nitrides or metal oxides on the substrate or on adjacent exposed surfaces.Type: GrantFiled: June 17, 2005Date of Patent: February 21, 2012Assignee: Micron Technology, Inc.Inventors: Kevin R. Shea, Kevin J. Torek
-
Patent number: 8119485Abstract: Disclosed herein is a fabrication method of a semiconductor device to order to increase an operation liability of the semiconductor device. A method for fabricating a semiconductor device comprises forming a recess in a semiconductor substrate, forming a word line in a lower part of the recess, oxidizing a top portion of the word line, and depositing an insulating material in a remained part of the recess.Type: GrantFiled: June 26, 2009Date of Patent: February 21, 2012Assignee: Hynix Semiconductor, Inc.Inventor: Se hyun Kim
-
Publication number: 20120034787Abstract: The present invention provides an etching solution for revealing defects in a germanium layer, a method for revealing defects in a germanium layer using such an etching solution and to a method for making such an etching solution. The etching solution according to embodiments of the present invention is able to exhibit an etch rate of between 4 nm·min?1 and 450 nm·min?1, which makes it suitable to be used for revealing defects in a thin layer of germanium, i.e. in a layer of germanium with a thickness of between 20 nm and 10 ?m, for example between 20 nm and 2 ?m, between 20 nm and 1 ?m or between 20 nm and 200 nm.Type: ApplicationFiled: October 18, 2011Publication date: February 9, 2012Applicant: Interuniversitair Microelektronica Centrum vzw (IMEC)Inventors: Laurent Souriau, Valentina Terzieva
-
Patent number: 8110508Abstract: In an etching composition for an under-bump metallurgy (UBM) layer and a method of forming a bump structure, the etching composition includes about 40% by weight to about 90% by weight of hydrogen peroxide (H2O2), about 1% by weight to about 20% by weight of an aqueous basic solution including ammonium hydroxide (NH4OH) or tetraalkylammonium hydroxide, about 0.01% by weight to about 10% by weight of an alcohol compound, and about 2% by weight to 30% by weight of an ethylenediamine-based chelating agent. The etching composition may effectively etch the UBM layer including titanium or titanium tungsten and remove impurities. A method of forming a bump structure may employ such an etching composition.Type: GrantFiled: November 21, 2008Date of Patent: February 7, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Min Kang, Bo-Ram Kang, Young-Nam Kim, Young-Sam Lim
-
Publication number: 20120021583Abstract: A semiconductor process is disclosed. The semiconductor process includes the steps of: providing a substrate having a specific area defined thereon; and performing an etch process by using an etchant comprising H2O2 to etch the specific area for forming a recess.Type: ApplicationFiled: July 22, 2010Publication date: January 26, 2012Inventors: Chun-Yuan Wu, Chiu-Hsien Yeh, Chin-Cheng Chien
-
Publication number: 20120009792Abstract: A semiconductor wet etchant includes deionized water, a fluorine-based compound, an oxidizer and an inorganic salt. A concentration of the fluorine-based compound is 0.25 to 10.0 wt % based on a total weight of the etchant, a concentration of the oxidizer is 0.45 to 3.6 wt % based on a total weight of the etchant, and a concentration of the inorganic salt is 1.0 to 5.0 wt % based on a total weight of the etchant. The inorganic salt comprises at least one of an ammonium ion (NH4+) and a chlorine ion (Cl?).Type: ApplicationFiled: September 22, 2011Publication date: January 12, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung-Dae Park, Young You, Tae-Hyo Choi, Hun-Jung Yi, Kun-Hyung Lee
-
Publication number: 20120003835Abstract: An exemplary method of etching sacrificial layer includes steps of: providing a substrate formed with a sacrificial layer and defined with a first region and a second region, the sacrificial layer disposed in both the first and second regions; forming a hard mask covering the first region while exposing the second region; performing a first etching process on the sacrificial layer to thin the sacrificial layer while forming a byproduct film overlying the thinned sacrificial layer; performing a second etching process on the byproduct film to remove a portion of the byproduct layer for exposing a portion of the thinned sacrificial layer, while another portion of the byproduct film disposed on sidewalls of the thinned sacrificial layer being remained; and performing a third etching process on the thinned sacrificial layer, to remove the portion of the thinned sacrificial layer exposed in the second etching process.Type: ApplicationFiled: July 5, 2010Publication date: January 5, 2012Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chan-Lon YANG, Yeng-Peng Wang, Chiu-Hsien Yeh
-
Publication number: 20120001255Abstract: The present invention relates to a semiconductor device and a method of manufacture thereof, particularly, to a semiconductor device including a vertical type gate and a method of forming the same. According to the present invention, a semiconductor device includes a vertical pillar which is protruded from a semiconductor substrate, has a vertical channel, and has a first width; an insulating layer which has a second width smaller than the first width, provided in both sides of the vertical pillar which is adjacent in a first direction; and a nitride film provided in a side wall of the insulating layer.Type: ApplicationFiled: November 30, 2010Publication date: January 5, 2012Applicant: Hynix Semiconductor Inc.Inventor: Jin Won PARK
-
Patent number: 8087960Abstract: Embodiments provide an LED comprising a quantum well region operable to generate light and a substrate having an interface with the quantum well region, wherein light generated by the quantum well region traverses the interface to enter the substrate and exit the LED through an exit face of the substrate. The exit face may be opposite from and a distance from the interface, with some portion or all of this LED being shaped to optimize the light extraction efficiency of the device. The exit face can have at least 70% of a minimum area necessary to conserve brightness for a desired half-angle of light. Sidewalls of the LED may be positioned and shaped so that rays incident on a sidewall reflect to the exit face with an angle of incidence at the exit face at less than or equal to a critical angle at the exit face.Type: GrantFiled: October 1, 2007Date of Patent: January 3, 2012Assignee: Illumitex, Inc.Inventors: Dung T. Duong, Paul N. Winberg, Matthew R. Thomas, Elliot M. Pickering
-
Patent number: 8088693Abstract: There is provided a substrate treatment method for performing treatment by feeding a chemical liquid to a surface of a substrate, in which, before feeding the chemical liquid to a predetermined area of the substrate, a liquid substance having a resistivity lower than that of the chemical liquid is fed to the surface of the substrate so that the liquid substance wets at least the predetermined area, and then, the chemical liquid is fed to the predetermined area so that the treatment is performed on the substrate with the chemical liquid fed to the surface of the substrate.Type: GrantFiled: October 4, 2006Date of Patent: January 3, 2012Assignee: Sony CorporationInventors: Yoshimichi Shiki, Seiji Oda, Hayato Iwamoto, Yoshiya Hagimoto
-
Patent number: 8084367Abstract: Provided herein are etching, cleaning and drying methods using a supercritical fluid, and a chamber system for conducting the same. The etching method includes etching the material layer using a supercritical carbon dioxide in which an etching chemical is dissolved, and removing an etching by-product created from a reaction between the material layer and the etching chemical using a supercritical carbon dioxide in which a cleaning chemical is dissolved. Methods of manufacturing a semiconductor device are also provided.Type: GrantFiled: May 23, 2007Date of Patent: December 27, 2011Assignees: Samsung Electronics Co., Ltd, Pukyong National UniversityInventors: Hyo-san Lee, Chang-Ki Hong, Kun-Tack Lee, Woo-Gwan Shim, Jeong-Nam Han, Jung-Min Oh, Kwon-Taek Lim, Ha-Soo Hwang, Haldorai Yuvaraj, Jae-Mok Jung
-
Patent number: 8084354Abstract: During the fabrication of sophisticated metallization systems of semiconductor devices, material deterioration of conductive cap layers may be significantly reduced by providing a noble metal on exposed surface areas after the patterning of the corresponding via openings. Hence, well-established wet chemical etch chemistries may be used while not unduly contributing to process complexity.Type: GrantFiled: June 29, 2009Date of Patent: December 27, 2011Assignee: GLOBALFOUNDRIES Inc.Inventors: Volker Kahlert, Christof Streck
-
Patent number: 8076240Abstract: Techniques to improve characteristics of processed semiconductor substrates are described, including cleaning a substrate using a preclean process, the substrate comprising a dielectric region and a conductive region, introducing a hydroquinone to the substrate after cleaning the substrate using the preclean operation, and forming a capping layer over the conductive region of the substrate after introducing the hydroquinone.Type: GrantFiled: November 10, 2008Date of Patent: December 13, 2011Assignee: Intermolecular, Inc.Inventors: Anh Ngoc Duong, Chi-l Lang
-
Patent number: 8075702Abstract: In an inventive resist removing method, sulfuric acid and hydrogen peroxide water are supplied to a surface of a substrate to remove a resist from the substrate surface. Thereafter, hydrogen peroxide water is supplied to the substrate surface to remove the sulfuric acid from the substrate surface.Type: GrantFiled: August 15, 2008Date of Patent: December 13, 2011Assignee: Dainippon Screen Mfg. Co., Ltd.Inventor: Masayuki Wada
-
Patent number: 8070966Abstract: A fabrication method produces a mechanically patterned layer of group III-nitride. The method includes providing a crystalline substrate and forming a first layer of a first group III-nitride on a planar surface of the substrate. The first layer has a single polarity and also has a pattern of holes or trenches that expose a portion of the substrate. The method includes then, epitaxially growing a second layer of a second group III-nitride over the first layer and the exposed portion of substrate. The first and second group III-nitrides have different alloy compositions. The method also includes subjecting the second layer to an aqueous solution of base to mechanically pattern the second layer.Type: GrantFiled: December 1, 2008Date of Patent: December 6, 2011Assignee: Alcatel LucentInventors: Aref Chowdhury, Hock Ng, Richart Elliott Slusher
-
Publication number: 20110294301Abstract: A method for processing a substrate includes receiving a substrate and processing the substrate using a first fluid meniscus and a second fluid meniscus. The first fluid meniscus and the second fluid meniscus are applied to a surface of the substrate such that the first fluid meniscus is spaced apart from the second fluid meniscus by a transition region. A saturated gas chemistry is applied to the surface of the substrate at the transition region. The saturated gas chemistry is configured to maintain moisture in the transition region so as to prevent drying of the surface of the substrate in the transition region, before the second fluid meniscus is applied to the surface of the substrate.Type: ApplicationFiled: August 10, 2011Publication date: December 1, 2011Applicant: LAM RESEARCH CORPORATIONInventors: Seokmin Yun, Mark Wilcosson
-
Patent number: 8067687Abstract: A monolithic, multi-bandgap, tandem solar photovoltaic converter has at least one, and preferably at least two, subcells grown lattice-matched on a substrate with a bandgap in medium to high energy portions of the solar spectrum and at least one subcell grown lattice-mismatched to the substrate with a bandgap in the low energy portion of the solar spectrum, for example, about 1 eV.Type: GrantFiled: December 30, 2004Date of Patent: November 29, 2011Assignee: Alliance for Sustainable Energy, LLCInventor: Mark W. Wanlass
-
Publication number: 20110287634Abstract: Methods of making current tracks for semiconductors are disclosed. The methods involve selectively depositing a hot melt ink resist containing rosin resins and waxes on a silicon dioxide or silicon nitride layer coating a semiconductor followed by etching uncoated portions of the silicon dioxide or silicon nitride layer with an inorganic acid etch to expose the semiconductor and simultaneously inhibit undercutting of the hot melt ink resist. The etched portions may then be metallizaed to form a plurality of substantially uniform current tracks.Type: ApplicationFiled: May 18, 2011Publication date: November 24, 2011Applicant: Rohm and Haas Electronic Materials LLCInventors: Robert K. Barr, Hua Dong
-
Patent number: 8062429Abstract: The present invention relates to aqueous compositions comprising amidoxime compounds and methods for cleaning plasma etch residue from semiconductor substrates including such dilute aqueous solutions. The compositions of the invention may optionally contain one or more other acid compounds, one or more basic compounds, and a fluoride-containing compound and additional components such as organic solvents, chelating agents, amines, and surfactants. The invention also relates to a method of removing residue from a substrate during integrated circuit fabrication.Type: GrantFiled: October 29, 2008Date of Patent: November 22, 2011Assignee: EKC Technology, Inc.Inventor: Wai Mun Lee
-
Patent number: 8058180Abstract: This invention provides methods of fabricating semiconductor devices, wherein an alloy layer is formed on a semiconductor substrate to form a substrate structure, which methods include using an aqueous solution diluted ammonia and peroxide mixture (APM) to perform cleaning and/or wet etching treatment steps on the substrate structure.Type: GrantFiled: February 15, 2008Date of Patent: November 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Doo-Won Kwon, Hyung-Ho Ko, Chang-Sup Mun, Woo-Gwan Shim, Im-Soo Park, Yu-Kyung Kim, Jeong-Nam Han
-
Publication number: 20110275211Abstract: Embodiments of the invention include methods of etching nanodots, to methods of removing nanodots from substrates, and to methods of fabricating integrated circuit devices. In one embodiment, a method of etching nanodots that include a late transition metal includes exposing such nanodots to a gas comprising a phosphorus and halogen-containing compound and an oxidizing agent. After the exposing, the nanodots which are remaining and were exposed are etched (either partially or completely) with an aqueous solution comprising HF.Type: ApplicationFiled: July 25, 2011Publication date: November 10, 2011Applicant: MICRON TECHNOLOGY, INC.Inventor: Eugene P. Marsh
-
Publication number: 20110272808Abstract: A semiconductor process includes the following steps. Firstly, a conductive substrate is provided. Then, at least one insulating pattern is formed on the conductive substrate. Thereafter at least one metal pattern is formed on the insulating pattern. After that, a passivation layer is formed on the conductive substrate to cover the metal pattern by an electroplating process.Type: ApplicationFiled: May 6, 2010Publication date: November 10, 2011Inventor: Wen-Hsiung CHANG
-
Publication number: 20110275221Abstract: A mixture of perhalogenic acid and sulfuric acid is unexpectedly stable at high temperatures and is effective in stripping photoresists, including difficult to treat ion-implanted photoresists, with short processing times. In use, no decomposition of the mixture is observed up to a temperature of 145° C. In the mixture, the sulfuric acid is highly purified and has a concentration of 96 wt % or greater. The perhalogenic acid is preferably H5IO6.Type: ApplicationFiled: May 7, 2010Publication date: November 10, 2011Applicant: LAM RESEARCH AGInventor: Herbert SCHIER
-
Patent number: 8053371Abstract: A process and apparatus for locally removing any material, such as a refractory metal, in particular tungsten, from any desired area of a wafer, such as an alignment mark area of a silicon wafer in process during the formation of integrated circuits thereon.Type: GrantFiled: February 26, 2007Date of Patent: November 8, 2011Assignee: Micron Technology, Inc.Inventors: Russell C. Zahorik, Guy F. Hudson, Hugh E. Stroupe, Todd A. Dobson, Brian F. Gordon
-
Patent number: 8053270Abstract: A method for producing a silicon substrate for solar cells is provided. The method includes performing a saw damage removal (SDR) and surface macro-texturing on a silicon substrate with acids solution, so that a surface of the silicon substrate becomes an irregular surface. Thereafter, a metal-activated selective oxidation is performed on the irregular surface with an aqueous solution containing an oxidant and a metal salt, in which the oxidant is one selected from persulfate ion, permanganate ion, bichromate ion, and a mixture thereof. Afterwards, the irregular surface is etched with an aqueous solution containing HF and H2O2 so as to form a nano-texturized silicon substrate.Type: GrantFiled: June 16, 2008Date of Patent: November 8, 2011Assignee: Industrial Technology Research InstituteInventors: Dimitre Zahariev Dimitrov, Chien-Rong Huang, Ching-Hsi Lin
-
Patent number: 8048809Abstract: A slurry composition includes about 4.25 to about 18.5 weight percent of an abrasive, about 80 to about 95 weight percent of deionized water, and about 0.05 to about 1.5 weight percent of an additive. The slurry composition may further include a surfactant. In a polishing method using the slurry composition, a polysilicon layer may be rapidly polished, and also dishing and erosion of the polysilicon layer may be suppressed.Type: GrantFiled: September 17, 2007Date of Patent: November 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hyo-Jin Lee, Kyung-Hyun Kim, Yong-Sun Ko
-
Patent number: 8048754Abstract: An object is to provide a single crystal semiconductor layer with extremely favorable characteristics without performing CMP treatment or heat treatment at high temperature. Further, an object is to provide a semiconductor substrate (or an SOI substrate) having the above single crystal semiconductor layer. A first single crystal semiconductor layer is formed by a vapor-phase epitaxial growth method on a surface of a second single crystal semiconductor layer over a substrate; the first single crystal semiconductor layer and a base substrate are bonded to each other with an insulating layer interposed therebetween; and the first single crystal semiconductor layer and the second single crystal semiconductor layer are separated from each other at an interface therebetween so as to provide the first single crystal semiconductor layer over the base substrate with the insulating layer interposed therebetween. Thus, an SOI substrate can be manufactured.Type: GrantFiled: September 23, 2009Date of Patent: November 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Akihisa Shimomura, Fumito Isaka, Sho Kato, Takashi Hirose
-
Publication number: 20110263128Abstract: The present invention relates to systems and methods associated with selective wet etching and textured surface planarization. The systems and methods described herein can be used to etch a component of a multi-layer stack, such as a GaN layer. In some embodiments, the multi-layer stack can include a substrate having a patterned surface and a light generating region. The substrate can be removed from the first multi-layer stack to form a second multi-layer stack. In some embodiments, the pattern on the surface of the substrate can leave behind a pattern on a surface of the second multi-layer stack. Accordingly, in some cases, the surface of the second multi-layer stack can be wet etched, for example, to smoothen the surface. In some embodiments, removing the substrate can expose an N-face of a GaN layer, and the wet etch can be performed such that the N-face of the GaN layer is etched. In some embodiments, the multi-layer stack includes a light generating region and can be part of a light emitting device.Type: ApplicationFiled: April 22, 2011Publication date: October 27, 2011Applicant: Luminus Devices, Inc.Inventors: Scott W. Duncan, Hong Lu
-
Patent number: 8043903Abstract: A method of manufacturing a semiconductor device may include, but is not limited to the following processes. A first recess is formed in a semiconductor substrate to define an active region on the semiconductor substrate. The active region includes a protruding portion of the semiconductor substrate surrounded by the first recess. The protruding portion has a sloped side surface. A first insulating film that fills the first recess is formed. A gate recess is formed in the active region to form a thin film portion that upwardly extends. The thin film portion is positioned between the gate recess and the first insulating film. The thin film portion is a part of the protruding portion. An upper part of the thin film portion is removed by wet-etching to adjust a height of the thin film portion.Type: GrantFiled: October 1, 2010Date of Patent: October 25, 2011Assignee: Elpida Memory, Inc.Inventors: Katsumi Koge, Teruyuki Mine, Yasushi Yamazaki
-
Publication number: 20110256648Abstract: A method of forming a light conversion element includes providing a semiconductor construction having a first photoluminescent element epitaxially grown together with a second photoluminescent element. A first region is etched in the first photoluminescent element from a first side of the semiconductor construction and a second region is etched in the second photoluminescent element from a second side of the semiconductor construction. In some embodiments the wavelength converter is attached to an electroluminescent element, such as a light emitting diode (LED).Type: ApplicationFiled: December 17, 2009Publication date: October 20, 2011Applicant: 3M INNOVATIVE PROPERTIES COMPANYInventors: Tommie W. Kelley, Andrew J. Ouderkirk, Catherine A. Leatherdale
-
Publication number: 20110256728Abstract: A wafer thinning apparatus for treating wafers each having at least a circuit-forming surface thereof protected, by immersing the wafers in a treating solution. The apparatus includes a support table for receiving, as placed thereon, containers each containing a plurality of wafers in one of groups into which the wafers are sorted according to predetermined ranges of thickness, a treating tank for storing the treating solution and receiving the containers, a transport mechanism for transporting the containers between the support table and the treating tank, and a control unit for controlling the transport mechanism to transport the containers successively to the treating tank, and for changing an immersion time of the containers in the treating tank for each group.Type: ApplicationFiled: July 1, 2011Publication date: October 20, 2011Inventors: Toshio HIROE, Kenichiro ARAI
-
Patent number: 8038893Abstract: To grasp a removable particle contamination and appropriately removing a particle contamination exposing from a surface of a semiconductor layer, this production method of the semiconductor optical device includes a surface treatment step in which particle contaminations removed from a surface of a cap layer 5 by etching are limited to particle contaminations A1, C2 higher than the thickness of a resist layer 22 formed on the surface of the cap layer 5. Therefore, the heights of removable particle contaminations can be preliminarily grasped based on the thickness of the resist layer 22 formed, whereby the particle contaminations exposing from the surface of the cap layer 5 can be appropriately removed by etching just enough. By repeating steps S11-S17 while changing the thickness of the resist layer 22, it is feasible to prevent unnecessary etching of a wafer and to remove the particle contaminations more completely.Type: GrantFiled: April 14, 2008Date of Patent: October 18, 2011Assignee: Sumitomo Electric Industries, Ltd.Inventor: Toshio Nomaguchi
-
Patent number: 8039388Abstract: The embodiments of methods described in this disclosure for trimming back nitride spacers for replacement gates allows the hard mask layers (or hard mask) to protect the polysilicon above the high-K dielectric during trim back process. The process sequence also allows determining the trim-back amount based on the process uniformity (or control) of nitride deposition and nitride etchback (or trimming) processes. Nitride spacer trim-back process integration is critical to avoid creating undesirable consequences, such as silicided polyisicon on top of high-K dielectric described above. The integrated process also allows widening the space between the gate structures to allow formation of silicide with good quality and allow contact plugs to have sufficient contact with the silicide regions. The silicide with good quality and good contact between the contact plugs and the silicide regions increase the yield of contact and allows the contact resistance to be in acceptable and workable ranges.Type: GrantFiled: March 24, 2010Date of Patent: October 18, 2011Assignee: Taiwam Semiconductor Manufacturing Company, Ltd.Inventors: Jin-Aun Ng, Yu-Ying Hsu, Chi-Ju Lee, Sin-Hua Wu, Bao-Ru Young, Harry-Hak-Lay Chuang
-
Publication number: 20110250762Abstract: A method of simultaneously cleaning inorganic and organic contaminants from semiconductor wafers and micro-etching the semiconductor wafers. After the semiconductor wafers are cut or sliced from ingots, they are contaminated with cutting fluid as well as metal and metal oxides from the saws used in the cutting process. Aqueous alkaline cleaning and micro-etching solutions containing alkaline compounds and mid-range alkoxylates are used to simultaneously clean and micro-etch the semiconductor wafers.Type: ApplicationFiled: October 14, 2010Publication date: October 13, 2011Applicant: Rohm and Haas Electronic Materials LLCInventors: Robert K. Barr, Raymond Chan
-
Patent number: 8034714Abstract: Provided are a semiconductor device and a method of fabricating the semiconductor memory device. A contact plug is formed by wet etching. An aspect ratio of SAC is decreased and SAC fail is reduced so that a process margin is secured. The semiconductor device includes a semiconductor substrate comprising an active region and a device isolation layer defining the active region, a conductive pattern formed on the semiconductor substrate, and a nitride layer formed on the semiconductor substrate perpendicularly to the conductive pattern.Type: GrantFiled: June 30, 2009Date of Patent: October 11, 2011Assignee: Hynix Semiconductor, Inc.Inventor: Chang Youn Hwang
-
Patent number: 8026175Abstract: After a liquid chemical treatment is finished, in parallel with a washing away treatment and/or a drying treatment, by spraying from a nozzle for a cleaning liquid supplied by a cleaning line to an outer surface of a nozzle for a liquid chemical, crystals and the like of components of the liquid chemical adhered on the outer surface of the nozzle are removed. In the cleaning treatment, a spraying time of the cleaning liquid is five seconds to ten seconds. In addition, the components of the cleaning liquid is not specifically limited, however, since ammonium phosphate tends to be solved in purified water, if a liquid chemical containing ammonium phosphate is used, it is preferable to use purified water as the cleaning liquid. Depending on the components and the like of the liquid chemical, a solution that can solve the crystals and the like may be used in stead.Type: GrantFiled: June 28, 2006Date of Patent: September 27, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Tadashi Oshima
-
Publication number: 20110230053Abstract: The present invention is directed to provide an etching agent for a semiconductor substrate, which is capable of etching a titanium (Ti)-based metal film or a tungsten (W)-based metal film on a semiconductor substrate and an etching method using relevant etching agent, and relates to a liquid for preparing the etching agent for a semiconductor substrate composed of a solution comprising (A) hydrogen peroxide, (B) a phosphonic acid chelating agent having a hydroxyl group, (C) a basic compound, and (D-1) a copper anticorrosive and/or (D-2) 0.Type: ApplicationFiled: December 19, 2008Publication date: September 22, 2011Applicant: WAKO PURE CHEMICAL INDUSTRIES, LTD.Inventors: Osamu Matsuda, Nobuyuki Kikuchi, Ichiro Hayashida, Satoshi Shirahata
-
Publication number: 20110220199Abstract: An inkjet ink comprises phosphoric acid; one or more solvents for the phosphoric acid, preferably ethyl lactate and water; and one or more aprotic organic sulfoxides, preferably dimethyl sulfoxide (DMSO) or dimethyl sulfone (SMSO2). The inks do not leave a carbon residue on heating and so are suited to use in etching and/or doping silicon wafers, e.g. in the production of crystalline silicon solar cells.Type: ApplicationFiled: October 30, 2009Publication date: September 15, 2011Applicant: CONDUCTIVE INKJET TECHNOLOGY LIMITEDInventors: Martyn John Robinson, Philip Gareth Bentley
-
Patent number: 8017465Abstract: A method for manufacturing an array substrate of liquid crystal display is performed with the following steps: providing a substrate having gate lines, a gate insulating layer and an active layer pattern formed thereon in this order; depositing a first transparent conductive layer and a source/drain metal layer in this order on the substrate; forming a photoresist layer on the source/drain metal layer through a triple-tone mask; performing a wet-etching process on the source/drain metal layer and the first transparent conductive layer exposed from the photoresist layer; performing a first ashing process on the photoresist layer and performing a dry-etching process on the source/drain metal layer, the first transparent conductive layer and the active layer pattern exposed by the first ashing process; performing a second ashing process on the photoresist layer and performing a wet-etching process on the source/drain metal layer exposed by the second ashing process; and removing the remaining photoresist layer.Type: GrantFiled: September 24, 2009Date of Patent: September 13, 2011Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.Inventors: Seungjin Choi, Youngsuk Song, Seongyeol Yoo
-
Patent number: 8017464Abstract: As a method for constituting a pre-metal interlayer insulating film, such method is considered as forming a CVD silicon oxide-based insulating film having good filling properties of a silicon oxide film by ozone TEOS, reflowing the film at high temperatures to planarize it, then stacking a silicon oxide film having good CMP scratch resistance by plasma TEOS, and, further, planarizing it by CMP. However, it was made clear that, in a process for forming a contact hole, crack in the pre-metal interlayer insulating film is exposed in the contact hole, into which barrier metal intrudes to cause short-circuit defects. In the present invention, in the pre-metal process, after forming the ozone TEOS film over an etch stop film, the ozone TEOS film is once etched back so as to expose the etch stop film over a gate structure, and, after that, a plasma TEOS film is formed over the remaining ozone TEOS film, and then the plasma TEOS film is planarized by CMP.Type: GrantFiled: September 12, 2009Date of Patent: September 13, 2011Assignee: Renesas Electronics CorporationInventors: Masao Sugiyama, Yoshiyuki Kaneko, Yoshinori Kondo, Masayoshi Hirasawa