Liquid Phase Etching Patents (Class 438/745)
-
Patent number: 8450217Abstract: The method for making a hole in a layer includes the provision of first and second adhesion areas on a surface of a support. The first area has dimensions corresponding to the dimensions of the hole. The method includes depositing a layer on the first and second adhesion areas. The material of the layer has an adhesion coefficient to the first area lower than the adhesion coefficient to the second area. The part of layer arranged above the first area is eliminated by a fluid jet.Type: GrantFiled: December 22, 2010Date of Patent: May 28, 2013Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Mohamed Benwadih, Marie Heitzmann
-
Patent number: 8445978Abstract: A micro or nano electromechanical transducer device formed on a semiconductor substrate comprises a movable structure which is arranged to be movable in response to actuation of an actuating structure. The movable structure comprises a mechanical structure comprising at least one mechanical layer having a first thermal response characteristic and a first mechanical stress response characteristic, at least one layer of the actuating structure, the at least one layer having a second thermal response characteristic different to the first thermal response characteristic and a second mechanical stress response characteristic different to the first mechanical stress response characteristic, a first compensation layer having a third thermal response characteristic and a third mechanical stress characteristic, and a second compensation layer having a fourth thermal response characteristic and a fourth mechanical stress response characteristic.Type: GrantFiled: November 25, 2009Date of Patent: May 21, 2013Assignees: Freescale Semiconductor, Inc., Commissariat à l'Energie Atomique et aux Energies Alternatives (CEA)Inventors: Francois Perruchot, Emmanuel Defay, Patrice Rey, Lianjun Liu, Sergio Pacheco
-
Publication number: 20130122715Abstract: This disclosure involves a formula, mixing procedure, etching technique and application of an etchant for revealing defects in T2SL's grown lattice matched to (100) GaSb. The etching agent comprises a (2.5:4.5:16.5:280) solution by volume or (1%:2%:9%:88%) by weight, of HF:H2O2:H2SO4:H2O. The etchant is made by mixing (49%) hydrofluoric aqueous solution with (30%) water-based peroxide, followed by sulfuric acid, and diluted with de-ionized H2O (DI-water).Type: ApplicationFiled: November 6, 2012Publication date: May 16, 2013Inventors: Edward H Aifer, Sergey I. Maximenko
-
Patent number: 8440573Abstract: A method is provided for processing a wafer used in fabricating semiconductor devices. The method can comprise forming high-aspect ratio features on the wafer, which is followed by wet processing and drying. During drying, pattern collapse can occur. This pattern collapse can be repaired to allow for additional processing of the wafer. In some instance, pattern collapse can be repaired via etching where the etching breaks bonds that can have formed during pattern collapse.Type: GrantFiled: January 26, 2010Date of Patent: May 14, 2013Assignee: Lam Research CorporationInventors: Katrina Mikhaylichenko, Denis Syomin, Qian Fu, Glenn W. Gale, Shenjian Liu, Mark H. Wilcoxson
-
Patent number: 8440494Abstract: Alternative additives that can be used in place of isopropyl alcohol in aqueous alkaline etchant solutions for texturing a surface of a single-crystalline silicon substrate are provided. The alternative additives do not have volatile constituents, yet can be used in an aqueous alkaline etchant solution to provide a pyramidal shaped texture surface to the single-crystalline silicon substrate that is exposed to such an etchant solution. Also provided is a method of forming a textured silicon surface. The method includes immersing a single-crystalline silicon substrate into an etchant solution to form a pyramid shaped textured surface on the single-crystalline silicon substrate. The etchant solution includes an alkaline component, silicon (etched into the solution as a bath conditioner) and glycerol or ethylene glycol as an additive. The textured surface of the single-crystalline silicon substrate has (111) faces that are now exposed.Type: GrantFiled: May 20, 2011Date of Patent: May 14, 2013Assignee: International Business Machines CorporationInventors: Kathryn C. Fisher, Jun Liu, Satyavolu S. Papa Rao, George G. Totir, James Vichiconti
-
Publication number: 20130115779Abstract: In some embodiments, the present invention discloses sealing mechanisms for generating site isolated regions on a substrate, allowing combinatorial processing without cross contamination between regions. The sealing mechanism can include a thin sharp edge ring for pressing on the substrate surface with small contact area. The small sealing area can concentrate the sealing force, generating higher contact pressure to guard against fluid leakage across the sealing surface, for example, eliminating fluid wicking at the seal interface through capillary action. The sealing mechanism can include multiple protrusions, which contacts the substrate leaving a small gap at the remaining portion of the sealing mechanism. The sealing mechanism can include minimal contact points with the substrate, which can significantly reduce the particle generation during processing. A pressure differential can be established across the sealing surface to prevent fluid leakage.Type: ApplicationFiled: October 26, 2012Publication date: May 9, 2013Applicant: INTERMOLECULAR, INC.Inventor: Intermolecular, Inc.
-
Publication number: 20130115782Abstract: A method of removing materials, and preferably photoresist, from a substrate comprises dispensing a liquid sulfuric acid composition comprising sulfuric acid and/or its desiccating species and precursors and having a water/sulfuric acid molar ratio of no greater than 5:1 onto an material coated substrate in an amount effective to substantially uniformly coat the material coated substrate. The substrate is preferably heated to a temperature of at least about 90° C., either before, during or after dispensing of the liquid sulfuric acid composition. After the substrate is at a temperature of at least about 90° C., the liquid sulfuric acid composition is exposed to water vapor in an amount effective to increase the temperature of the liquid sulfuric acid composition above the temperature of the liquid sulfuric acid composition prior to exposure to the water vapor. The substrate is then preferably rinsed to remove the material.Type: ApplicationFiled: December 11, 2012Publication date: May 9, 2013Applicant: TEL FSI, Inc.Inventor: TEL FSI, Inc.
-
Patent number: 8435862Abstract: The method of manufacturing a semiconductor device comprises forming a metal film over silicon regions and insulating films; performing a first heat treatment under an oxygen atmosphere containing oxygen as a main ingredient, to form a first silicide film in the silicon region by reacting the metal film and the silicon region, and to simultaneously form a metal oxide by oxidizing the entire surface of the metal film from the surface side thereof; and selectively removing the metal oxide and the unreacted metal film using a chemical.Type: GrantFiled: March 23, 2011Date of Patent: May 7, 2013Assignee: Renesas Electronics CorporationInventors: Takashi Tonegawa, Tomotake Morita, Norihiko Matsuzaka
-
Patent number: 8435903Abstract: In one embodiment, a method for treating a surface of a semiconductor substrate is disclosed. The semiconductor substrate has a first pattern covered by a resist and a second pattern not covered by the resist. The method includes supplying a resist-insoluble first chemical solution onto a semiconductor substrate to subject the second pattern to a chemical solution process. The method includes supplying a mixed liquid of a water repellency agent and a resist-soluble second chemical solution onto the semiconductor substrate after the supply of the first chemical solution, to form a water-repellent protective film on a surface of at least the second pattern and to release the resist. In addition, the method can rinse the semiconductor substrate using water after the formation of the water-repellent protective film, and dry the rinsed semiconductor substrate.Type: GrantFiled: March 22, 2011Date of Patent: May 7, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiro Ogawa, Shinsuke Kimura, Tatsuhiko Koide, Hisashi Okuchi, Hiroshi Tomita
-
Patent number: 8432035Abstract: During the fabrication of sophisticated metallization systems of semiconductor devices, material deterioration of conductive cap layers may be significantly reduced by providing a noble metal on exposed surface areas after the patterning of the corresponding via openings. In one embodiment, a semiconductor device is provided that includes a metallization system formed above a substrate. The metallization system includes a metal line formed in a dielectric layer and having a top surface. The metallization system also includes a conductive cap layer formed on the top surface. A via extends through the conductive cap layer and connects to the top surface of the metal line. A conductive barrier layer is formed on sidewalls of the via. An interface layer is formed of a noble metal between the conductive cap layer and the conductive barrier layer and between the top surface of the metal line and the conductive barrier layer.Type: GrantFiled: November 16, 2011Date of Patent: April 30, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Volker Kahlert, Christof Streck
-
Patent number: 8426319Abstract: An etching solution for a metal hard mask. The etching solution comprises a mixture of a dilute HF (hydrofluoric acid) and a silicon containing precursor. The etching solution also comprises a surfactant agent, a carboxylic acid, and a copper corrosion inhibitor. The etching solution is selectively toward etching the metal hard mask material (e.g., Titanium) while suppressing Tungsten, Copper, oxide dielectric material, and carbon doped oxide.Type: GrantFiled: May 28, 2008Date of Patent: April 23, 2013Assignee: Intel CorporationInventors: Nabil G. Mistkawi, Lourdes Dominguez
-
Patent number: 8425789Abstract: In anisotropic etching of the substrates, ultra-thin and conformable layers of materials can be used to passivate sidewalls of the etched features. Such a sidewall passivation layer may be a Self-assembled monolayer (SAM) material deposited in-situ etching process from a vapor phase. Alternatively, the sidewall passivation layer may be an inorganic-based material deposited using Atomic Layer Deposition (ALD) method. SAM or ALD s layer deposition can be carried out in a pulsing regime alternating with sputtering and/or etching processes using process gasses with or without plasma. Alternatively, SAM deposition is carried out continuously, while etch or sputtering turns on in a pulsing regime. Alternatively, SAM deposition and etch or sputtering may be carried out continuously.Type: GrantFiled: October 1, 2009Date of Patent: April 23, 2013Assignee: Rolith, Inc.Inventor: Boris Kobrin
-
Patent number: 8426270Abstract: Embodiments of the invention generally relate to memory devices and methods for manufacturing such memory devices. In one embodiment, a method for forming a memory device with a textured electrode is provided and includes forming a silicon oxide layer on a lower electrode disposed on a substrate, forming metallic particles on the silicon oxide layer, wherein the metallic particles are separately disposed from each other on the silicon oxide layer. The method further includes etching between the metallic particles while removing a portion of the silicon oxide layer and forming troughs within the lower electrode, removing the metallic particles and remaining silicon oxide layer by a wet etch process while revealing peaks separated by the troughs disposed on the lower electrode, forming a metal oxide film stack within the troughs and over the peaks of the lower electrode, and forming an upper electrode over the metal oxide film stack.Type: GrantFiled: July 22, 2011Date of Patent: April 23, 2013Assignee: Intermolecular, Inc.Inventor: Dipankar Pramanik
-
Patent number: 8426284Abstract: A manufacturing method for a semiconductor structure includes providing a substrate having at least a gate structure formed thereon, performing a first wet etching process to etch the substrate at two sides of the gate structure, performing a second wet etching process to etch the substrate to form a recess respectively at two sides of the gate structure, and performing a selective epitaxial growth method to form an epitaxial layer having a diamond shape with a flat bottom respectively in the recess.Type: GrantFiled: May 11, 2011Date of Patent: April 23, 2013Assignee: United Microelectronics Corp.Inventors: Chiu-Hsien Yeh, Chin-Cheng Chien, Yu-Wen Wang
-
Publication number: 20130095667Abstract: A protective chuck is disposed on a substrate with a gas bearing layer between the bottom surface of the protective chuck and the substrate surface. The gas bearing layer protects a surface region against a fluid layer covering the substrate surface. The protection of the gas bearing is a non-contact protection, reducing or eliminating potential damage to the substrate surface due to friction. The gas bearing can enable combinatorial processing of a substrate, providing multiple isolated processing regions on a single substrate with different material and processing conditions.Type: ApplicationFiled: October 12, 2011Publication date: April 18, 2013Applicant: INTERMOLECULAR, INC.Inventor: Rajesh Kelekar
-
Patent number: 8420543Abstract: A method for treating the threading dislocation within a GaN-containing semiconductor layer is provided. The method includes a substrate is provided. A GaN-containing semiconductor layer with the threading dislocation is formed on the substrate. An etching process with an etching gas is performed to remove the threading dislocation in the GaN-containing semiconductor layer so as to increase the efficiency for the light emitting device.Type: GrantFiled: January 10, 2012Date of Patent: April 16, 2013Assignee: National Chiao Tung UniversityInventors: Wei-I Lee, Yen-Hsien Yeh, Yin-Hao Wu, Tzu-Yi Yu
-
Patent number: 8420548Abstract: The present invention concerns an improved method for treating germanium surfaces in order to reveal crystal defects.Type: GrantFiled: November 5, 2008Date of Patent: April 16, 2013Assignee: SoitecInventor: Alexandra Abbadie
-
Patent number: 8420549Abstract: A method of manufacturing a semiconductor device includes preparing a semiconductor wafer having a device area, an end face, and a surface peripheral area located outside the device area and between the end face and the device area. Forming a Cu layer on the semiconductor wafer and rotating the wafer in a horizontal plane. Emitting a first liquid from an edge nozzle towards the surface peripheral area which selectively removes a first unnecessary material in the surface peripheral area. Emitting a protecting liquid toward the semiconductor wafer, thereby protecting the device area from the first liquid. An angle of a longitudinal axis of the edge nozzle with respect to a tangent of the semiconductor wafer at a point, where the longitudinal axis of the edge nozzle intersects the end face of the wafer, is set in the range of 0 to 90 degrees in plan view.Type: GrantFiled: November 24, 2010Date of Patent: April 16, 2013Assignee: Renesas Electronics CorporationInventors: Shinya Yamasaki, Hidemitsu Aoki
-
Patent number: 8415255Abstract: A micellar solution is used to seal pores exposed at the bottom and sidewall surfaces of a structure etched in or through a porous low dielectric constant material. The micellar solution is also effective to clean away etch residues from the etched structure.Type: GrantFiled: August 5, 2005Date of Patent: April 9, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Balgovind Sharma
-
Patent number: 8415179Abstract: A light emitting diode and a light emitting diode (LED) manufacturing method are disclosed. The LED comprises a substrate; a first n-type GaN layer; a second n-type GaN layer; an active layer; and a p-type GaN layer formed on the substrate in sequence; the second n-type GaN layers has a bottom surface interfacing with the first n-type GaN layer, a rim of the bottom surface has a roughened exposed portion, and Ga—N bonds on the bottom surface has an N-face polarity.Type: GrantFiled: December 2, 2011Date of Patent: April 9, 2013Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Tzu-Chien Hung, Shun-Kuei Yang, Chia-Hui Shen
-
Publication number: 20130084709Abstract: In a substrate processing apparatus, an anti-static liquid supply part supplies the anti-static liquid having electrical resistivity higher than that of an SPM liquid onto a substrate to puddle an entire upper surface of the substrate with the anti-static liquid, to thereby gradually remove static electricity from the substrate. Then, the processing liquid supply part supplies the SPM liquid onto the substrate to thereby perform an SPM process. In the SPM process, it is thereby possible to prevent a large amount of electric charges from rapidly moving from the substrate to the SPM liquid and prevent any damage to the substrate. Further, by maintaining the electrical resistivity of the anti-static liquid at the target electrical resistivity, it is possible to increase the static elimination efficiency of the substrate and shorten the time required for the static elimination process within the limits of causing no damage to the substrate.Type: ApplicationFiled: September 27, 2012Publication date: April 4, 2013Inventors: Masahiro MIYAGI, Kazunori FUJIKAWA
-
Publication number: 20130084710Abstract: A substrate processing apparatus comprises a single-substrate processing apparatus for processing substrates one by one, and an anti-static liquid storage part for storing an anti-static liquid having electrical resistivity maintained at target electrical resistivity higher than the electrical resistivity of an SPM liquid. A plurality of substrates held in a cartridge are immersed in the anti-static liquid inside the anti-static liquid storage part and both main surfaces of the substrate entirely come into contact with the anti-static liquid. From the substrates, static electricity is relatively gently removed. Then, after the static elimination process are finished, a processing liquid supply part supplies the SPM liquid onto an upper surface of the substrate and an SPM process is thereby performed. It is thereby possible to prevent a large amount of electric charges from rapidly moving from the substrate to the SPM liquid and also possible to prevent any damage to the substrate.Type: ApplicationFiled: September 27, 2012Publication date: April 4, 2013Inventor: Masahiro MIYAGI
-
Patent number: 8409462Abstract: A method for manufacturing surgical blades from either a crystalline or poly-crystalline material, preferably in the form of a wafer, is disclosed. The method includes preparing the crystalline or poly-crystalline wafers by mounting them and machining trenches into the wafers. The methods for machining the trenches, which form the bevel blade surfaces, include a diamond blade saw, laser system, ultrasonic machine, and a hot forge press. The wafers are then placed in an etchant solution which isotropically etches the wafers in a uniform manner, such that layers of crystalline or poly-crystalline material are removed uniformly, producing single or double bevel blades. Nearly any angle can be machined into the wafer which remains after etching. The resulting radii of the blade edges is 5-500 nm, which is the same caliber as a diamond edged blade, but manufactured at a fraction of the cost.Type: GrantFiled: February 9, 2011Date of Patent: April 2, 2013Assignee: Beaver-Visitec International (US), Inc.Inventors: Joseph Francis Keenan, Vadim Mark Daskal, James Joseph Hughes
-
Patent number: 8409893Abstract: A convex part formation method of forming a convex part in parallel with a <110> direction of a backing on the backing having a {100} face as the top surface thereof, includes: (a) forming a mask layer in parallel with the <110> direction on the backing; (b) etch the backing so as to form a convex-part upper layer whose sectional shape on a cutting plane corresponding to a {110} face is an isosceles trapezoid, the base of which is longer than the upper side thereof, and the side surface of which has an inclination of ?U; and (c) further etching the backing so as to form a convex-part lower layer whose sectional shape on the cutting plane corresponding to the {110} face is an isosceles trapezoid, the base of which is longer than the upper side thereof, and the side surface of which has an inclination of ?D (where ?D??U).Type: GrantFiled: January 23, 2012Date of Patent: April 2, 2013Assignee: Sony CorporationInventors: Kiyotaka Yashima, Yoshinari Kiwaki, Kamada Michiru, Sachio Karino, Hironobu Narui, Nobukata Okano
-
Patent number: 8409998Abstract: According to a method of manufacturing a vertical-cavity surface-emitting semiconductor laser element in accordance with the present invention, a process of wet etching is performed for a part that is oxidized in a layer of an AlGaAs (42) which configures a layer having an index of refraction as lower and in which a composition of aluminum is designed to be as higher comparing to the other pairs of layers in a DBR mirror at an upper side that are formed at an inner side of a mesa post (38). And then a process of filling up again is performed with making use of a layer of polyimide (26). Moreover, an etchant that includes such as a hydrofluoric acid or a buffered hydrofluoric acid or an aqueous ammonia or the like is made use in order to perform such the process of wet etching.Type: GrantFiled: September 30, 2009Date of Patent: April 2, 2013Assignee: Furukawa Electric Co., LtdInventors: Kageyama Takeo, Norihiro Iwai, Koji Hiraiwa, Yoshihiko Ikenaga
-
Patent number: 8409997Abstract: A method and system for controlling a silicon nitride etching bath provides the etching bath including phosphoric acid heated to an elevated temperature. The concentration of silicon in the phosphoric acid is controlled to maintain a desired level associated with a desired silicon nitride/silicon oxide etch selectivity. Silicon concentration is measured while the silicon remains in soluble form and prior to silica precipitation. Responsive to the measuring, fresh heated phosphoric acid is added to the etching bath when necessary to maintain the desired concentration and silicon nitride:silicon oxide etch selectivity and prevent silica precipitation. The addition of fresh heated phosphoric acid enables the etching bath to remain at a steady state temperature. Atomic absorption spectroscopy may be used to monitor the silicon concentration which may be obtained by diluting a sample of phosphoric acid with cold deionized water and measuring before silica precipitation occurs.Type: GrantFiled: January 25, 2007Date of Patent: April 2, 2013Assignee: Taiwan Semiconductor Maufacturing Co., Ltd.Inventors: Zin-Chang Wei, Tsung-Min Huang, Ming-Tsao Chiang Chiang, Cheng-Chen Calvin Hsueh
-
Patent number: 8387230Abstract: In a method of making an ultrasonic transducer, a piezoelectric ceramic material that is at least partially covered by metal plating is provided. A plurality of substantially parallel cuts is formed in the plating so as to define a plurality of transducer elements and a ground element. A plurality of conductors is provided. An end portion of each conductor is operatively connected, such as by ultrasonic bonding, to a respective one of the transducer elements or the ground element. Next, a backing material is bonded to the plurality of transducer elements and the ground element such that the end portion of each conductor is sandwiched between the backing material and a respective one of the transducer elements or the ground element. The conductors are bent to allow for operative connection to an ultrasound system. The operative connection between the conductors and the transducer elements is maintained during the bending step.Type: GrantFiled: August 27, 2010Date of Patent: March 5, 2013Assignee: TransducerWorks, LLCInventors: Matthew Todd Spigelmyer, Derek Ryan Greenaway
-
Patent number: 8389418Abstract: The present disclosure relates to a solution for selectively removing metal, such as Ta or TaN, from a substrate, such as an aluminum containing substrate. The solution comprises an acid, such as HF or buffered HF, an ingredient comprising a fluorine ion, such as ammonium fluoride (NH4F), ethylene glycol, and water. A method of selectively removing metal from a substrate using this solution is also disclosed.Type: GrantFiled: December 7, 2010Date of Patent: March 5, 2013Assignee: Applied Materials, Inc.Inventors: Jeremy W. Epton, John Deem
-
Patent number: 8384090Abstract: A high quality single crystal wafer of SiC is disclosed having a diameter of at least about 3 inches and a 1c screw dislocation density of less than about 2000 cm?2.Type: GrantFiled: November 15, 2007Date of Patent: February 26, 2013Assignee: Cree, Inc.Inventors: Adrian Powell, Mark Brady, Stephan G. Mueller, Valeri F. Tsvetkov, Robert T. Leonard
-
Patent number: 8383950Abstract: A first patterned etch stop layer and a first patterned conductor layer are laminated by a dielectric material to a second patterned etch stop layer and a second patterned conductor layer. As the etch stop metal of the first and second patterned etch stop layers is selectively etchable compared to a conductor metal of the first and second patterned conductor layers, the first and second patterned etch stop layers provide an etch stop for substrate formation etch processes. In this manner, etching of the first and second patterned conductor layers is avoided insuring that impedance is controlled to within tight tolerance.Type: GrantFiled: April 6, 2011Date of Patent: February 26, 2013Assignee: Amkor Technology, Inc.Inventors: Ronald Patrick Huemoeller, Sukianto Rusli, Robert F. Darveaux
-
Patent number: 8383437Abstract: An etchant according to exemplary embodiments of the present invention includes about 0.5 wt % to about 20 wt % of persulfate, about 0.01 wt % to about 2 wt % of a fluorine compound, about 1 wt % to about 10 wt % of inorganic acid, about 0.5 wt % to about 5 wt % of a cyclic amine compound, about 0.1 wt % to about 5 wt % of a chlorine compound, about 0.05 wt % to about 3 wt % of copper salt, about 0.1 wt % to about 10 wt % of organic acid or organic acid salt, and water.Type: GrantFiled: September 1, 2011Date of Patent: February 26, 2013Assignees: Samsung Display Co., Ltd., Dongwoo Fine-Chem Co., Ltd.Inventors: Ji-Young Park, Shin-Il Choi, Jong-Hyun Choung, Sang Gab Kim, Seon-Il Kim, Sang-Tae Kim, Joon-Woo Lee, Young-Chul Park, Young-Jun Jin, Kyong-Min Kang, Suck-Jun Lee, O-Byoung Kwon, In-Ho Yu, Sang-Hoon Jang, Min-Ki Lim, Yu-Jin Lee
-
Patent number: 8377830Abstract: An electrically conductive first chemical solution is supplied to the back surface of a semiconductor substrate, on the front surface of which elements are formed. After starting supplying the first chemical solution, wet processing is performed by supplying an electrically conductive second chemical solution to the front surface of the semiconductor substrate.Type: GrantFiled: February 20, 2007Date of Patent: February 19, 2013Assignee: Renesas Electronics CorporationInventor: Tatsuya Suzuki
-
Patent number: 8372299Abstract: A method and apparatus for performing treatment of substrates with a treating liquid. A first storage unit stores an initial life count specifying an allowable number of treatments of substrates to be carried out with treating liquid after an entire liquid replacement with a new supply of the treating liquid; a second storage device stores a normal life count specifying an allowable number of treatments to be carried out with the treating liquid after reaching the initial life count and after a partial liquid replacement; and a control device repeats treatment of the substrates after the entire liquid replacement until the initial life count is reached; and after the initial life count has been reached and the partial liquid replacement has been made, repeats treatment of the substrates until the normal life count is reached, and makes the partial liquid replacement each succeeding time the normal life count is reached.Type: GrantFiled: March 25, 2009Date of Patent: February 12, 2013Assignee: Dainippon Screen Mfg. Co., Ltd.Inventors: Yasunori Nakajima, Yusuke Mori
-
Patent number: 8372295Abstract: Methods for fabricating sublithographic, nanoscale arrays of openings and linear microchannels utilizing self-assembling block copolymers, and films and devices formed from these methods are provided. Embodiments of the invention use a self-templating or multilayer approach to induce ordering of a self-assembling block copolymer film to an underlying base film to produce a multilayered film having an ordered array of nanostructures that can be removed to provide openings in the film which, in some embodiments, can be used as a template or mask to etch openings in an underlying material layer.Type: GrantFiled: April 20, 2007Date of Patent: February 12, 2013Assignee: Micron Technology, Inc.Inventor: Dan B. Millward
-
Patent number: 8367556Abstract: An organic planarizing layer (OPL) is formed atop a semiconductor substrate which includes a plurality of gate lines thereon. Each gate line includes at least a high k gate dielectric and a metal gate. A patterned photoresist having at least one pattern formed therein is then positioned atop the OPL. The at least one pattern in the photoresist is perpendicular to each of the gate lines. The pattern is then transferred by etching into the OPL and portions of each of the underlying gate lines to provide a plurality of gate stacks each including at least a high k gate dielectric portion and a metal gate portion. The patterned photoresist and the remaining OPL layer are then removed utilizing a sequence of steps including first contacting with a first acid, second contacting with an aqueous cerium-containing solution, and third contacting with a second acid.Type: GrantFiled: December 1, 2011Date of Patent: February 5, 2013Assignee: International Business Machines CorporationInventors: Nicholas C. M. Fuller, Pratik P. Joshi, Mahmoud Khojasteh, Rajiv M. Ranade, George G. Totir
-
Patent number: 8367555Abstract: Methods for removing a masking material, for example, a photoresist, and electronic devices formed by removing a masking material are presented. For example, a method for removing a masking material includes contacting the masking material with a solution comprising cerium. The cerium may be comprised in a salt. The salt may be cerium ammonium nitrate.Type: GrantFiled: December 11, 2009Date of Patent: February 5, 2013Assignees: International Business Machines Corporation, Advanced Technology Materials, Inc.Inventors: Ali Afzali-Ardakani, Emanuel Israel Cooper, Mahmoud Khojasteh, Ronald W. Nunes, George Gabriel Totir
-
Patent number: 8367551Abstract: The present invention is directed to processes for printing compositions containing etchants or modifiers onto surfaces by spinning a filament from a viscoelastic polymer solution containing an etchant or modifier. The present invention also relates to viscoelastic compositions used in the printing processes, and devices made therefrom.Type: GrantFiled: March 23, 2006Date of Patent: February 5, 2013Assignee: E I du Pont de Nemours and CompanyInventor: Steven Dale Ittel
-
Patent number: 8361338Abstract: The embodiments of methods described in this disclosure for removing a hard mask layer(s) over a polysilicon layer of a gate stack after the gate stack is etched allows the complete removal of the hard mask layer without the assistance of photolithography. A dielectric material is deposited over the substrate with the gate stacks. The topography of the substrate is removed by chemical mechanical polishing first. Afterwards, an etching gas (or vapor) is used to etch a portion of the remaining dielectric layer and the hard mask layer. The etching gas forms an etch byproduct that deposits on the substrate surface and can be subsequently removed by heating. The etching and heating to remove etch byproduct are repeated until the hard mask layer is completed removed. Afterwards, the remaining dielectric layer is removed by wet etch. The methods described are simpler and cheaper to use than conventional methods for hard mask removal.Type: GrantFiled: February 11, 2010Date of Patent: January 29, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Shiang-Bau Wang
-
Publication number: 20130020682Abstract: A wafer and a fabrication method include a base structure including a substrate for fabricating semiconductor devices. The base structure includes a front side where the semiconductor devices are formed and a back side opposite the front side. An integrated layer is formed in the back side of the base structure including impurities configured to alter etch selectivity relative to the base structure such that the integrated layer is selectively removable from the base structure to remove defects incurred during fabrication of the semiconductor devices.Type: ApplicationFiled: July 21, 2011Publication date: January 24, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jennifer C. Clark, Emily R. Kinser, Ian D. Melville, Candace A. Sullivan
-
Patent number: 8357617Abstract: Provided are methods of patterning metal gate structures including a high-k gate dielectric. In an embodiment, a soluble hard mask layer may be used to provide a masking element to pattern a metal gate. The soluble hard mask layer may be removed from the substrate by water or a photoresist developer. In an embodiment, a hard mask including a high-k dielectric is formed. In a further embodiment, a protection layer is formed underlying a photoresist pattern. The protection layer may protect one or more layers formed on the substrate from a photoresist stripping process.Type: GrantFiled: February 16, 2009Date of Patent: January 22, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Matt Yeh, Shun Wu Lin, Chi-Chun Chen, Ryan Chia-Jen Chen, Yi-Hsing Chen, Chien-Hao Chen, Donald Y. Chao, Kuo-Bin Huang
-
Patent number: 8357616Abstract: The present invention provides fabrication methods using sacrificial materials comprising polymers. In some embodiments, the polymer may be treated to alter its solubility with respect to at least one solvent (e.g., aqueous solution) used in the fabrication process. The preparation of the sacrificial materials is rapid and simple, and dissolution of the sacrificial material can be carried out in mild environments. Sacrificial materials of the present invention may be useful for surface micromachining, bulk micromachining, and other microfabrication processes in which a sacrificial layer is employed for producing a selected and corresponding physical structure.Type: GrantFiled: April 14, 2006Date of Patent: January 22, 2013Assignee: President and Fellows of Harvard CollegeInventors: Vincent Linder, Declan Ryan, Byron Gates, Babak Amir-parviz, George M. Whitesides
-
Patent number: 8354348Abstract: An object is to provide a method suitable for reprocessing a semiconductor substrate which is reused to manufacture an SOI substrate. A semiconductor substrate is reprocessed in the following manner: etching treatment is performed on a semiconductor substrate in which a projection including a damaged semiconductor region and an insulating layer exists in a peripheral portion, whereby the insulating layer is removed; and etching treatment is performed on the semiconductor substrate with the use of a mixed solution including a substance that oxidizes a semiconductor material included in the semiconductor substrate, a substance that dissolves the oxidized semiconductor material, and a substance that controls oxidation speed of the semiconductor material and dissolution speed of the oxidized semiconductor material, whereby the damaged semiconductor region is selectively removed with a non-damaged semiconductor region left.Type: GrantFiled: August 19, 2010Date of Patent: January 15, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kazuya Hanaoka, Keitaro Imai
-
Patent number: 8349739Abstract: The present disclosure provides a method for etching a substrate. The method includes forming a resist pattern on the substrate; applying an etching chemical fluid to the substrate, wherein the etching chemical fluid includes a diffusion control material; removing the etching chemical fluid; and removing the resist pattern.Type: GrantFiled: August 25, 2009Date of Patent: January 8, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ching-Yu Chang
-
Patent number: 8343815Abstract: A tunnel field effect transistor (TFET) includes a source region, the source region comprising a first portion of a nanowire; a channel region, the channel region comprising a second portion of the nanowire; a drain region, the drain region comprising a portion of a silicon pad, the silicon pad being located adjacent to the channel region; and a gate configured such that the gate surrounds the channel region and at least a portion of the source region.Type: GrantFiled: May 11, 2010Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Isaac Lauer, Amlan Majumdar, Jeffrey Sleight
-
Patent number: 8343867Abstract: The embodiments of methods described in this disclosure for trimming back nitride spacers for replacement gates allows the hard mask layers (or hard mask) to protect the polysilicon above the high-K dielectric during trim back process. The process sequence also allows determining the trim-back amount based on the process uniformity (or control) of nitride deposition and nitride etchback (or trimming) processes. Nitride spacer trim-back process integration is critical to avoid creating undesirable consequences, such as silicided polyisicon on top of high-K dielectric described above. The integrated process also allows widening the space between the gate structures to allow formation of silicide with good quality and allow contact plugs to have sufficient contact with the silicide regions. The silicide with good quality and good contact between the contact plugs and the silicide regions increase the yield of contact and allows the contact resistance to be in acceptable and workable ranges.Type: GrantFiled: September 16, 2011Date of Patent: January 1, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jin-Aun Ng, Yu-Ying Hsu, Chi-Ju Lee, Sin-Hua Wu, Bao-Ru Young, Harry-Hak-Lay Chuang
-
Patent number: 8338291Abstract: A method of producing a transistor includes providing a substrate including in order a first electrically conductive material layer and a second electrically conductive material layer. A resist material layer is deposited over the second electrically conductive material layer. The resist material layer is patterned to expose a portion of the second electrically conductive material layer. Some of the second electrically conductive material layer is removed to create a reentrant profile in the second electrically conductive material layer and to expose a portion of the first electrically conductive material layer. The second electrically conductive material layer is caused to overhang the first electrically conductive material layer by removing some of the first electrically conductive material layer.Type: GrantFiled: January 7, 2011Date of Patent: December 25, 2012Assignee: Eastman Kodak CompanyInventors: Lee W. Tutt, Shelby F. Nelson
-
Patent number: 8337715Abstract: A CMP slurry for metallic film is provided, which includes water, 0.01 to 0.3 wt %, based on a total quantity of the slurry, of polyvinylpyrrolidone having a weight average molecular weight of not less than 20,000, an oxidizing agent, a protective film-forming agent containing a first complexing agent for forming a water-insoluble complex and a second complexing agent for forming a water-soluble complex, and colloidal silica having a primary particle diameter ranging from 5 to 50 nm.Type: GrantFiled: November 12, 2010Date of Patent: December 25, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Gaku Minamihaba, Dai Fukushima, Nobuyuki Kurashima, Susumu Yamamoto, Hiroyuki Yano
-
Patent number: 8334216Abstract: The present invention provides silicon nanostructures and their producing method. By employing a metal-assisted chemical etching method, the bottom of the produced silicon nanostructures, connected to the silicon substrate, is porous and side etched, such that the silicon nanostructures can be easily transferred to a hetero-substrate by a physical manner.Type: GrantFiled: May 28, 2010Date of Patent: December 18, 2012Assignee: National Taiwan UniversityInventors: Ching-Fuh Lin, Shu-Jia Syu
-
Patent number: 8330036Abstract: A method of fabricating a multi-junction solar cell on a separable substrate, and structure formed thereby are provided. The method comprises establishing a substrate having a semiconductive composition and forming a sacrificial layer upon the substrate. A solar cell portion is formed upon the sacrificial layer, such that the solar cell portion includes a plurality of multi junction layers. A stabilizing cell layer of semiconductor material is then formed on the solar cell portion, with the stabilizing cell layer having a predetermined thickness greater than a thickness of any individual one of the III-V multi junction layers. Etching is thereafter carried out to remove the sacrificial layer for releasing the solar cell portion from the substrate.Type: GrantFiled: August 31, 2009Date of Patent: December 11, 2012Inventor: Seoijin Park
-
Patent number: 8324112Abstract: A novel etching agent for etching II-VI semiconductors is provided. The etching agent includes an aqueous solution of potassium permanganate and phosphoric acid. This etching solution can etch II-VI semiconductors at a rapid rate but tend to be much less reactive with III-V semiconductors. The provided agent can be used in a method for etching II-VI semiconductors.Type: GrantFiled: November 15, 2010Date of Patent: December 4, 2012Assignee: 3M Innovative Properties CompanyInventors: Guoping Mao, Michael W. Bench, Zai-Ming Qiu, Xiaoguang Sun