Synchronizing Patents (Class 327/141)
-
Patent number: 7965114Abstract: The present invention discloses a source driver and a method for restraining noise output by a source driver during power on/off of a power supply. The source driver includes a multiplexer, at least two channels and at least two output pads. The channels are connected to the output pads via the multiplexer. The source driver is powered by a first supply voltage from the power supply. The two output pads are connected via a charge sharing switch. The method comprises the following steps. First, determine whether the first supply voltage is insufficient, and if yes, perform the following steps. Turn off the charge sharing switch. Then, disconnect the channels from the output pads by the multiplexer.Type: GrantFiled: November 14, 2007Date of Patent: June 21, 2011Assignee: Himax Technologies LimitedInventors: Chuan-Che Lee, Tsung-Yu Wu, Yu-Jui Chang
-
Patent number: 7965799Abstract: Method and apparatus for block boundary detection is described. A signal is received. The signal is quantized to provide a quantized signal to at least one correlator, the quantized signal being a sequence of samples. The sequence of samples and a reference template including totaling partial results from the at least one correlator are cross-correlated to provide a result, the result being a symbol timing synchronization responsive to the cross-correlation also known as block boundary detection. The cross-correlation is provided in part by combining by exclusive-ORing a regression vector obtained from the sequence of samples and a coefficient term vector obtained from the reference template.Type: GrantFiled: February 25, 2008Date of Patent: June 21, 2011Assignee: Xilinx, Inc.Inventors: Raghavendar M. Rao, Christopher H. Dick
-
Methods and articles of manufacture for operating electronic devices on a plurality of clock signals
Patent number: 7956665Abstract: Embodiments of the invention relate to an integrated circuit comprising at least one functional unit configured to operate at a first clock frequency. The integrated circuit also comprises at least one first interconnect originating from a contact pad and leading to at least one frequency divider configured to receive a clock signal having a second frequency and generate one or more clock signals to operate the functional unit at the first frequency. The integrated circuit further comprises at least one second interconnect coupling an output of the frequency divider and an input of the functional unit, wherein a total length of the second wired interconnect is less than a total length of the first wired interconnects.Type: GrantFiled: February 29, 2008Date of Patent: June 7, 2011Assignee: Qimonda AGInventors: Daniel Kehrer, Hermann Ruckerbauer, Martin Streibl -
Patent number: 7953998Abstract: A clock generation circuit for a semiconductor memory apparatus includes an internal clock generation unit that receives a clock and generates an internal clock, and a clock selection unit that selectively outputs the clock or the internal clock in response to a selection signal.Type: GrantFiled: July 27, 2007Date of Patent: May 31, 2011Assignee: Hynix Semiconductor Inc.Inventor: Jong-Ho Kang
-
Patent number: 7954001Abstract: De-skew is performed on a nibble-by-nibble basis where a nibble is not limited to four bits.Type: GrantFiled: June 4, 2008Date of Patent: May 31, 2011Assignee: Intel CorporationInventors: Aaron K. Martin, Hing Yan To, Mamun Ur Rashid, Joe Salmon
-
Patent number: 7953142Abstract: A variable code-tracking loop filter in a receiver having the ability to change its parameters multiple times in response to received signals. Parameters for the code-tracking loop filter may be varied based on phase and frequency errors from an error detector. In one implementation, the code-tracking loop filter is able to repeatedly vary a single parameter, such as its received bandwidth, based on the phase and frequency errors, while in another, the code-tracking loop filter may vary two or more parameters, such as the loop bandwidth and the natural frequency.Type: GrantFiled: October 17, 2002Date of Patent: May 31, 2011Assignee: Sirf TechnologyInventor: Mangesh Chansarkar
-
Patent number: 7949080Abstract: A phase amount added to a clock signal or a plurality of data signals for adjusting a phase relationship therebetween in a reception apparatus is changed, and, a result of the phase adjusting operation is stored when the phase amount added to the clock signal or the plurality of data signals is changed.Type: GrantFiled: November 28, 2007Date of Patent: May 24, 2011Assignee: Fujitsu LimitedInventors: Hiroshi Nakayama, Hidekazu Osano
-
Patent number: 7936853Abstract: A system and method are provided for detecting a false clock frequency lock in a clock and data recovery (CDR) device. The method accepts a digital raw data signal at a first rate and counts edge transitions in the raw data signal, creating a raw count. A clock signal is also accepted at a second rate. The clock signal is a timing reference recovered from the raw data signal. The raw data signal is sampled at a rate responsive to the clock signal, generating a sampled signal. Edge transitions are counted in the sampled signal, creating a sampled count. Then, the raw count is compared to the sampled count, to determine if the first rate is equal to the second rate. The method is used to determine if the second rate is less than the first rate—to detect if the clock signal is incorrectly locked to the first rate.Type: GrantFiled: November 9, 2007Date of Patent: May 3, 2011Assignee: Applied Micro Circuits CorporationInventors: Simon Pang, Viet Linh Do, Mehmet Mustafa Eker
-
Publication number: 20110092760Abstract: The present invention is related to device for selecting one of several triggering apparatuses, which are simultaneously connectable to said device. The triggering apparatuses are arranged for producing each a triggering signal to enable/disable one or more components of a radiation treatment apparatus. The triggering signals depend on detected parameters. The device includes means for receiving triggering signals from the several triggering apparatuses, when all of the apparatuses are connected to the device, input means for selecting one of the triggering apparatuses, means for generating a universal triggering signal for the one or more components on the basis of said received triggering signal from the selected triggering apparatus, and means for sending the universal triggering signal to the one or more components.Type: ApplicationFiled: April 16, 2009Publication date: April 21, 2011Inventor: Frédéric Genin
-
Publication number: 20110080382Abstract: A display device includes a plurality of source drivers and a timing controller. The timing controller generates a plurality of output clock signals corresponding to respective source drivers and provides a data signal to each of the plurality of source drivers in synchronization with the plurality of output clock signals. The output clock signals have a different phase relative to the output clock signals corresponding to adjacent source drivers among the plurality of source drivers.Type: ApplicationFiled: August 19, 2010Publication date: April 7, 2011Inventor: Kyunghoi Koo
-
Publication number: 20110080193Abstract: An exemplary control method includes a step of employing a look-up table to derive first waveform value data for a multi-phase reference waveform. The exemplary method also includes a step of deriving second waveform value data corresponding to modifier data for the multi-phase reference waveform. The modifier data is added into the reference waveform to produce a modified reference waveform. The exemplary method additionally includes a step of generating a plurality of control signals from the modified reference waveform and controlling one or more electronic devices based on the control signals.Type: ApplicationFiled: October 1, 2010Publication date: April 7, 2011Applicant: General Electric CompanyInventors: Ajit KANE, Emil N. NIKOLOV
-
Patent number: 7920664Abstract: A clock synchronization circuit includes a clock generation circuit generating a sampling clock for sampling a received signal from an output of a local oscillator, a phase error detection circuit finding a phase error between sampling timing of the sampling clock and ideal sampling timing, and a timing correction circuit finding a correction quantity to correct a frequency error between a frequency of the sampling clock and a frequency of the ideal sampling timing and the phase error every sampling timing of the sampling clock, and outputting a sampling value interpolated according to the found correction quantity.Type: GrantFiled: September 28, 2007Date of Patent: April 5, 2011Assignee: NEC CorporationInventor: Takahiro Adachi
-
Publication number: 20110075456Abstract: A power distribution system comprises a power conversion module for performing power conversion between a DC voltage at a DC side and an AC power at an AC side, and a conversion control system. The AC side of the power conversion module is electrically coupled to a grid. The conversion control system includes a phase-locked-loop circuit for receiving a multi-phase reference signal of a grid voltage and for generating a synchronized signal, a regulator for receiving reference commands, a two-phase grid feedback signal, and the synchronized signal and for generating a control signal for the power conversion module, and a phase compensation circuit for receiving the synchronized signal and the multi-phase reference signal of the grid voltage, for obtaining a phase displacement signal, and for generating a phase compensation signal for compensating the reference commands or for compensating the synchronized signal when the phase displacement signal exceeds a threshold value.Type: ApplicationFiled: September 29, 2009Publication date: March 31, 2011Applicant: GENERAL ELECTRIC COMPANYInventors: Zhuohui Tan, Robert William Delmerico, Xiaoming Yuan, Haiqing Weng
-
Patent number: 7917793Abstract: The present invention uses a swing structure to avoid using a clock period at a non-efficient execution time. The execution time is precisely controlled to enhance a performance of a processor using a low voltage. Thus, synchronization problems in a chip under different environments are solved for high reliability.Type: GrantFiled: February 11, 2008Date of Patent: March 29, 2011Assignee: National Chung Cheng UniversityInventors: Shu-Hsuan Chou, Yi-Chao Chan, Ming-Ku Chang, Tien-Fu Chen
-
Publication number: 20110068836Abstract: Apparatus having corresponding methods and computer-readable media comprise: a phase detector configured to generate an error signal representing a phase difference between a recovered spread-spectrum clock signal and a serial data stream that includes a spread-spectrum clock signal; and a phase selector configured to provide the recovered spread-spectrum clock signal based on an error signal from a current spread-spectrum cycle of the spread-spectrum clock signal and an error signal from a previous spread-spectrum cycle of the spread-spectrum clock signal.Type: ApplicationFiled: September 9, 2010Publication date: March 24, 2011Inventors: Gang Wang, Wei Zhou, Chee Hoe Chu, Po-Chien Chang
-
Patent number: 7912163Abstract: The A/D converter changes sampling timing of a received signal in a synchronization acquisition mode and a synchronization tracking mode. The A/D converter generates an internal clock of a sampling frequency eight times a symbol rate under the control of the clock control unit in the synchronization acquisition mode. On the other hand, in the synchronization tracking mode, the A/D converter generates an internal clock with a symbol point and one each point before and after the symbol point as sampling timing under the control of the clock control unit. The A/D converter further corrects the sampling timing of the symbol point based on the squares of the maximum value of a correlation value between the received signal and a reference signal and the absolute values of correlation values before and after the maximum value.Type: GrantFiled: July 10, 2006Date of Patent: March 22, 2011Assignee: Kyocera CorporationInventor: Katsutoshi Kawai
-
Patent number: 7912166Abstract: A jitter measurement circuit and a method for calibrating the jitter measurement circuit are disclosed. The jitter measurement circuit includes a synchronous dual-phase detector and a decision circuit. In a test mode, a probability distribution function (PDF) of the jitter of a clock signal output by a circuit under test is obtained. In a calibration mode, a random clock, which is externally generated or generated by a free-run oscillator in the circuit under test, is used to calibrate the synchronous dual-phase detector. The decision circuit performs logic operations, data latching and counting on a phase relationship detected by the synchronous dual-phase detector in order to obtain a counting value and a PDF relative to the jitter of the clock signal.Type: GrantFiled: October 10, 2007Date of Patent: March 22, 2011Assignee: Faraday Technology Corp.Inventors: Jen-Chien Hsu, Hung-Wen Lu, Chau-Chin Su, Yeong-Jar Chang
-
Patent number: 7907661Abstract: A method and circuit for testing phase interpolators is provided. The method performs a sweep over a phase interpolator delay range and detects if the phase interpolators experience an unacceptably large non-linearity which leads to inaccurate clock timing. The testing circuit implementing this technique uses a phase detector to detect a fault, and in one embodiment, an additional phase interpolator is added as well.Type: GrantFiled: November 14, 2007Date of Patent: March 15, 2011Assignee: Intel CorporationInventor: Benoit Provost
-
Publication number: 20110057689Abstract: This invention provides the signal processing-system using singularity which is excellent in determination of the original signal against the degradation environment of an operating condition and robust to the signal degradation of noise, can generate the signal suitable to regeneration of the original signal, and has regeneration means to regenerate the original signal. This is the signal processing-system using singularity and has following configuration and features. The original signal converter 10 of the signal processing-system converts the original signal contained in the inputted signal 11 into the signal containing singular points by using the specific function that can convert the signal into signal containing singular points by the signal processing with the specific function. Then it outputs the signal containing singular points 19. The original signal regenerator 20 converts the incoming signals containing singular points 21 into signals having singular points by the specific signal processing.Type: ApplicationFiled: February 27, 2009Publication date: March 10, 2011Inventor: Isao Nakazawa
-
Publication number: 20110050297Abstract: A synchronized clock system, for use with an electronic system with several system nodes requiring a synchronized clock signal. The clock system includes a first synch bus and a second synch bus, isolated from the first synch bus, and at least one pair and preferably several pairs of SXO modules connected to the busses in alternating fashion. Each of the system nodes is connected at a different one of any number of arbitrarily selected connection points anywhere along the first bus. The points along the busses at which the SXO modules are connected are spaced roughly equidistantly apart. The system nodes are connected to the bus by means of signal conditioning circuits, which may include correction circuits, an amplifier, a frequency multiplier, a logic translator and a fan buffer.Type: ApplicationFiled: August 28, 2009Publication date: March 3, 2011Inventors: Roman Boroditsky, Jorge Esteban Gomez
-
Publication number: 20110050298Abstract: A power supply circuit for a south bridge chip includes a voltage sampling circuit, a control circuit, and an I/O controller. The voltage sampling circuit comprises an input terminal capable of receiving a first voltage, and an output terminal capable of outputting a control signal. The control circuit is capable of receiving the control signal from the voltage sampling circuit and outputting a power good signal when a high voltage level control signal is received. The I/O controller is capable of receiving the power good signal from the control circuit, adjusting time sequence for the power good signal to synchronize with the first voltage, and outputting the adjusted power good signal to provide power for the south bridge chip.Type: ApplicationFiled: October 23, 2009Publication date: March 3, 2011Applicants: HONG FU JIN PRECISION INDUSTRY (ShenZhen) CO., LTD., HON HAI PRECISION INDUSTRY CO., LTD.Inventor: KE-YOU HU
-
Patent number: 7900078Abstract: Apparatus, systems, and methods operate to receive a sufficient number of asynchronous input tokens at the inputs of an asynchronous apparatus to conduct a specified processing operation, some of the tokens decoded to determine an operation type associated with the specified processing operation; to receive an indication that outputs of the asynchronous apparatus are ready to conduct the specified processing operation; to signal a synchronous circuit to process data included in the tokens according to the specified processing operation; and to convert synchronous outputs from the synchronous circuit into asynchronous output tokens to be provided to outputs of the asynchronous apparatus when the synchronous outputs result from the specified processing operation. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: September 14, 2009Date of Patent: March 1, 2011Assignee: Achronix Semiconductor CorporationInventors: Rajit Manohar, Clinton W. Kelly, Virantha Ekanayake, Christopher LaFrieda, Hong Tam, Ilya Ganusov, Raymond Nijssen, Marcel Van der Goot
-
Patent number: 7893724Abstract: Circuits and methods for aligning two or more signals including a first and second signal. In one embodiment, a shift register generates two or more shifted copies of the second signal, and each of a plurality of phase detectors receives the first signal and one of the shifted copies of the second signal, each phase detector providing an output indicating whether the first signal is substantially aligned with the shifted copy of the second signal. A multiplexer may also be provided for receiving each of the shifted copies of the second signal, the multiplexer having a plurality of select lines coupled with the output signals of the phase detectors. Some embodiments may include a power saving mode.Type: GrantFiled: November 13, 2007Date of Patent: February 22, 2011Assignee: Cypress Semiconductor CorporationInventors: Nathan Moyal, Jonathon Stiff
-
Patent number: 7893740Abstract: A data signal generating apparatus with a data output unit for outputting m-bit parallel data and a data synchronization clock signal synchronized with the parallel data in response to a data request signal produced by dividing the frequency of a reference clock signal by “m.” An m:1 multiplexer for receiving the parallel data in response to a latch signal produced by dividing the frequency of the reference clock signal by “m,” and outputting, at a rate of the reference clock signal, data synchronization serial data. Synchronization means for comparing the phases of the data synchronization clock signal and the latch signal, for synchronizing the parallel data with the latch signal, and for producing a control signal, and which delays, on the basis of the control signal, the reference clock signal or a divided clock signal (dividing the frequency of the reference clock signal by “m” or less).Type: GrantFiled: March 26, 2007Date of Patent: February 22, 2011Assignee: Anritsu CorporationInventors: Kazuhiko Yamaguchi, Kazuhiro Fujinuma
-
Publication number: 20110026355Abstract: An interface circuit includes an input/output terminal, a clock generator, a set of multiple data ports, and a data port selector. The input/output terminal is connected to the external circuit to receive a data signal. The clock generator generates a series of multiple phase-shifted clock signals based on a basic clock signal. Each of the multiple data ports is connected to the input/output terminal and the clock generator to receive the data signal in synchronization with an associated one of the multiple phase-shifted clock signals to output a latched data signal. The data port selector is connected to the multiple data ports to check the multiple latched data signals to select one of the multiple data ports. The interface circuit loads the data signal through the selected data port in synchronization with the associated one of the multiple phase-shifted clock signals.Type: ApplicationFiled: July 28, 2010Publication date: February 3, 2011Applicant: RICOH COMPANY, LTD.Inventor: Tatsuya IRISAWA
-
Patent number: 7882474Abstract: The phase relationship between two clock signals in an integrated circuit (IC) is determined by transforming each of the clock signals into a data word, where bit transitions in the data word represent signal transitions in the clock signal, and comparing the two data words. For example, in an IC having a de-serializer as part of its input/output logic, the clocks are sequentially multiplexed into the de-serializer, which transforms the clocks into parallel-format data words. The resulting words corresponding to the first and second clock signals can then be compared to determine clock signal transition differences and thus the phase relationship between the corresponding clocks signals.Type: GrantFiled: March 17, 2008Date of Patent: February 1, 2011Assignee: Avago Technologies Enterprise IP (Singapore) Pte. Ltd.Inventors: Mark A. Wahl, Aaron M. Volz, Krista R. Dorner
-
Patent number: 7881894Abstract: One delay circuit is inserted in open loop inside a clock recovery circuit for improving the accuracy of clock recovery. One oscillator signal ?(0) to ?(2i?1) is provided with a basic Step of Time. A rational number of Step of Time corresponding to a bit-duration is measured inside a received flow of bits. The oscillator signal ?(0) to j(2i?1) is transformed into a clock signal CK having active edges of said clock signal in phase with at least one oscillator signal ?(0) to ?(2i?1), two consecutive active edges being separated by a time duration proportional to the integer part of the number of Step of Time. A time delay is computed proportional to the fractional part of the number of Step of Time. The next active edge of the clock signal CK is delayed of said computed delay.Type: GrantFiled: June 10, 2006Date of Patent: February 1, 2011Assignees: Gemalto SA, STMicroelectronics, SAInventors: Robert Leydier, Alain Pomet, Benjamin Duval
-
Publication number: 20110018595Abstract: A metastability hardened synchronizer circuit includes a plurality of transmission gates, each transmission gate responsive to an input signal and a clock signal to generate a driver signal. The synchronizer circuit also includes a plurality of latches. The plurality of latches includes a first one of the latches in electrical communication with any one of the plurality of transmission gates and responsive to a driver signal to resolve to a stable state and a second one of the latches in electrical communication with another transmission gate of the plurality of transmission gates and responsive to another driver signal to resolve to the stable state.Type: ApplicationFiled: July 24, 2009Publication date: January 27, 2011Applicant: Texas Instruments IncorporatedInventor: Sonal Rattnam SARTHI
-
Publication number: 20110012761Abstract: In one embodiment, a semiconductor integrated device includes a plurality of semiconductor chips each having a first internal circuit and a second internal circuit and being stacked while displaced from each other. The first internal circuit processes a data signal in accordance with a predetermined process. The second internal circuit receives a request signal from a transmission source and determines whether the request signal is a request to itself or not. When the request signal is the request to the second internal circuit itself, the second internal circuit receives a data signal from a transmission source and outputs the data signal to the first internal circuit. When the request signal is not the request to the second internal circuit itself, the second internal circuit transfers the request signal to a transfer destination, receives the data signal from the transmission source and transfers the data signal to the transfer destination.Type: ApplicationFiled: July 8, 2010Publication date: January 20, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hiroyuki Morimitsu
-
Publication number: 20110012648Abstract: A method for reducing average current consumption in a local oscillator (LO) path is disclosed. An LO signal is received at a master frequency divider and a slave frequency divider. Output from the master frequency divider is mixed with an input signal to produce a first mixed output. Output from the slave frequency divider is mixed with the input signal to produce a second mixed output. The second mixed output is forced to be in phase with the first mixed output.Type: ApplicationFiled: March 15, 2010Publication date: January 20, 2011Applicant: QUALCOMM INCORPORATEDInventors: Dongjiang Qiao, Bhushan S. Asuri, Junxiong Deng, Frederic Bossu
-
Patent number: 7873133Abstract: The present invention provides a system, apparatus and method for recovering a client signal clock. The present invention is able to more effectively remove jitter within a clock signal by providing a phase shifting element in the feedback of a PLL system to compensate for sudden changes in an input reference clock. The PLL system provides flexible clock recovery so that it can accommodate various payload types because it extracts a client clock signal independent of a corresponding justification count number.Type: GrantFiled: June 26, 2006Date of Patent: January 18, 2011Assignee: Infinera CorporationInventors: Scott A. Young, Ting-Kuang Chiang
-
Patent number: 7863949Abstract: Disclosed is a circuit configured to synchronize multiple signals received by one clock domain from a different asynchronous clock domain, when simultaneous movement of the signals between the clock domains is intended. In the circuit multiple essentially identical pipelined signal paths receive digital input signals. XOR gates are associated with each of the signal paths. Each XOR gate monitors activity in a given signal path and controls, directly or indirectly (depending upon the embodiment), advancement of signal processing in the other signal path(s) to ensure that, if warranted, output signals at the circuit output nodes are synchronized. In a two-signal path embodiment, advancement of signal processing in one signal path is triggered, whenever transitioning digital signals are detected within the other signal path. In an n-signal path advancement of signal processing is triggered in all signal paths, whenever transitioning digital signals are detected on at least one signal path.Type: GrantFiled: April 13, 2010Date of Patent: January 4, 2011Assignee: International Business Machines CorporationInventor: David W. Milton
-
Publication number: 20100327921Abstract: A circuit architecture for effective compensating the time skew of circuit is disclosed. The circuit architecture comprises a required compensation circuit, two duplicated circuits, and a time skew detection and compensation circuit, wherein these duplicated circuits are the duplicates of the required compensation circuit. A differential of logic 0 and logic 1 signals are simultaneously inputted into two duplicated circuits to output a first detection signal and a second detection signal, then the time skew detection and compensation circuit detects the time skew between a first detection signal and a second detection signal so as to generate a compensation signal to the required compensation circuit. Accordingly, the time skew existed in the required compensation circuit can be reduced or eliminated.Type: ApplicationFiled: April 9, 2010Publication date: December 30, 2010Applicant: Etron Technology Inc.Inventor: Jeng-Tzong SHIH
-
Publication number: 20100327922Abstract: An integrated circuit device includes: a plurality of I/O cells coupled to an external apparatus; a control signal generator configured to detect a phase relationship among data signals respectively input into the plurality of I/O cells and to generate control signals based on the phase relationship; and a drive controller circuit configured to control the driving of the I/O cells in response to the control signals.Type: ApplicationFiled: June 8, 2010Publication date: December 30, 2010Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Naruyoshi ANDO
-
Patent number: 7859319Abstract: A setup/hold time control circuit includes a reference signal output unit that sets any one of multiple ports as a reference port and buffers a signal input through the reference port to output as a reference signal. The setup/hold time control circuit also includes a plurality of comparative signal output units that set the remaining ports as comparative ports. The comparative signal output unit synchronizes signals that are input from the comparative ports with the reference signal and outputs the signals as internal signals. The setup/hold time control circuit improves high speed operation of a semiconductor memory device by improving upon the setup/hold time difference between multiple ports.Type: GrantFiled: December 24, 2007Date of Patent: December 28, 2010Assignee: Hynix Semiconductor Inc.Inventor: Joo Hwan Cho
-
Patent number: 7835205Abstract: A methodology is disclosed that enables the delay stages of an analog delay locked loop (DLL) or phase locked loop (PLL) to be programmed according to the operating condition, which may depend on the frequency of the input reference clock. The resulting optimized delay stages allow for a broad frequency range of operation, fast locking time over a wide range of input clock frequencies, and a lower current consumption at high clock frequencies. Better performance is achieved by allowing the number of analog delay stages active during a given operation to be flexibly set. The deactivation or turning off of unused delay stages conserves power at higher frequencies. The high frequency range of operation is increased by using a flexible number of delay stages for various input clock frequencies. Because of the rules governing abstracts, this abstract should not be used to construe the claims.Type: GrantFiled: October 16, 2008Date of Patent: November 16, 2010Assignee: Micron Technology, Inc.Inventors: Kang Yong Kim, Dong Myung Choi
-
Patent number: 7831002Abstract: A system for synchronizing a spreading sequence transmitted during a plurality of time slots includes a plurality of communication stations. Each communication station includes: (a) a control unit; (b) a spreading sequence unit for originating the spreading sequence; (c) at least one of a transmitter and a receiver; (d) at least one delay unit responding to the control unit for imparting a first delay to the spreading sequence presented to the transmitter unit and responding to the receiver unit for imparting a second delay to the spreading sequence presented to the receiver unit; and (e) a synchronizing sequence generator coupled with the transmitter unit. The synchronizing sequence unit in a first station presents a synchronizing sequence for transmission accompanying spread information transmitted during selected time slots. A receiver unit in a second station employs the synchronizing sequence in cooperation with the spreading sequence for despreading received spread information.Type: GrantFiled: October 11, 2006Date of Patent: November 9, 2010Assignee: The Boeing CompanyInventors: Yefim S. Poberezhskiy, Igor Elgorriaga, Xinyu Wang
-
Publication number: 20100277209Abstract: A signal receiver circuit includes a first level detector for offset-controlling a first output node in response to a pair of first reference signals. A second level detector offset-controls a second output node in response to a pair of second reference signals.Type: ApplicationFiled: April 29, 2010Publication date: November 4, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hee Woong Song, Kun Woo Park, Yong Ju Kim, Jong Woon Kim, Ic Su Oh, Hyung Soo Kim, Tae Jin Hwang
-
Publication number: 20100271084Abstract: A method of producing an integrated circuit (700) using a system-on-chip (SoC) architecture includes providing a first circuit (710) in a first island of synchronicity (IoS); and providing a source-synchronous data link (755/757, 765/767) between the first circuit (710) in the first IoS and a hard core (720) in a second IoS for communicating n-bit data elements between the first circuit (710) and the hard core (720). The source-synchronous data link (755/757, 765/767) includes a set of n data lines (755, 765) for transporting the n-bit data elements between the first circuit (710) and the hard core (720), and a source-synchronous clock line (757, 767) for transporting a source clock between the first circuit (710) and the hard core (720) for clocking the n-bit data elements. The hard core (720) does not include a bus interface adaptor for interfacing with the source-synchronous data link (755/757, 765/767).Type: ApplicationFiled: November 27, 2008Publication date: October 28, 2010Applicant: NXP B.V.Inventors: Carlos Basto, Jan-Willem Van de Waerdt
-
Patent number: 7822158Abstract: A phase comparison circuit detects a phase difference between a data signal and the output from a variable delay circuit. A Code Operator detects a value of a control code corresponding to a delay equal to one period of an output clock. Then, when a delay amount of the variable delay circuit exceeds one period of a clock during synchronization of the output clock with the data signal while the control code is changed in accordance with the detection result by the phase delay circuit, a control code corresponding to a delay equal to one period of the output clock is added or subtracted to/from the control code at a time. Therefore, even if there is a difference in frequency between a data signal and a clock, it becomes possible to synchronize the data signal and the clock with application of the same clock phase.Type: GrantFiled: June 30, 2006Date of Patent: October 26, 2010Assignee: Renesas Electronics CorporationInventors: Masashi Ishii, Takanori Hirota, Atsuhiko Ishibashi, Yasushi Hayakawa, Takeshi Oshita, Yoshiyuki Ota
-
Publication number: 20100265247Abstract: In a method of modulating/demodulating a signal, a transmission signal is generated from an input data signal including data information by combining a plurality of input shift clock signals, which are modulated based on input clock signal during an interval period of the input clock signal, during 2 interval periods of the input clock signal. An output clock signal is detected and an output clock signal is generated from the transmission signal by combining a plurality of output shift clock signals, demodulated based on the output clock signal during an interval period of the output clock, during 2 interval periods of the output clock signal, to restore the data information.Type: ApplicationFiled: April 13, 2010Publication date: October 21, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Weon-Jun CHOE, Ah-Reum KIM
-
Patent number: 7817769Abstract: A circuit, method, and system are disclosed. In one embodiment the circuit comprises a ring oscillator circuit having a plurality of delay elements, the ring oscillator circuit to generate a clock signal frequency, a checker circuit to compare a count of clock signal oscillations observed per complete loop of the ring oscillator circuit to a reference count, and to set a flag signal if the clock signal oscillation count is above a high threshold amount or below a low threshold amount.Type: GrantFiled: December 18, 2006Date of Patent: October 19, 2010Assignee: Intel CorporationInventor: David I Poisner
-
Patent number: 7813460Abstract: Method and apparatus for sampling a high-speed digital signal include providing a data signal to a differential data input circuit, an offset control signal, and a strobe pulse. In response to the strobe pulse, the data signal is resolved into an output logic state based to a relatively greater extent on the differential data signal and to a relatively lesser extent on the offset control signal.Type: GrantFiled: September 30, 2005Date of Patent: October 12, 2010Assignee: SLT Logic, LLCInventor: Alan Fiedler
-
Patent number: 7812659Abstract: A programmable logic device (“PLD”) or the like has a plurality of data transmitter channels. Certain circuitry is shared by the channels. The shared circuitry includes at least one phase-locked loop (“PLL”) circuit for producing a primary clock signal, and global frequency divider circuitry for producing at least one global secondary clock signal based on the primary signal. The primary and global secondary signal(s) are distributed to the channels. Each of the channels includes local frequency divider circuitry for producing at least one local secondary clock signal based on the primary signal. Each channel also includes selection circuitry for selecting either the global or local secondary signal(s) for use by clock utilization circuitry of the channel. The clock utilization circuitry may include serializer circuitry for converting data from parallel to serial form.Type: GrantFiled: May 10, 2006Date of Patent: October 12, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Rakesh H Patel, William W Bereza, Tim Tri Hoang, Thungoc Tran
-
Patent number: 7800421Abstract: An apparatus includes plural combinations of a clock supplier and a clock supply destination supplied with a clock from the clock supplier. The clock supply destination includes a return route through which the clock supply destination returns a clock to a corresponding clock supplier. The clock supplier includes a variable delay unit that adds a delay to the clock to be supplied to a corresponding clock supply destination; a comparison-reference-clock supply unit that supplies a comparison reference clock having the same phase as that of a comparison reference clock supplied from other clock supplier; a phase comparator that compares the phase of a return clock returned from a corresponding clock supply destination with that of the comparison reference clock; and a phase-difference control unit that controls the delay, so that the phases of the return clock and the comparison reference clock coincide with each other, based on the comparison result.Type: GrantFiled: November 27, 2007Date of Patent: September 21, 2010Assignee: Fujitsu LimitedInventors: Hayato Okuda, Hiroyuki Matsuo
-
Patent number: 7801261Abstract: A method and an improved apparatus for clock recovery from data streams containing embedded reference clock values controlled clock source includes of a controllable digital fractional divider receiving a control value from digital comparator and a clock input from a digital clock synthesizer driven by a fixed oscillator.Type: GrantFiled: October 30, 2002Date of Patent: September 21, 2010Assignee: STMicroelectronics Pvt. Ltd.Inventor: Kalyana Chakravarthy
-
Patent number: 7791382Abstract: Provided is a semiconductor integrated circuit which includes a logical operation circuit, a clock generator, a relay circuit, and a signal generating unit that are integrated. The clock generator generates multiphase clocks. The relay circuit distributes the generated multiphase clocks to the logical operation circuit. The signal generating unit detects phase states of the distributed multiphase clocks and, based on the detected phase states, generates an analog voltage signal having a voltage value indicative of a phase error in the multiphase clocks.Type: GrantFiled: March 31, 2009Date of Patent: September 7, 2010Assignee: NEC CorporationInventor: Takaaki Nedachi
-
Patent number: 7791381Abstract: A semiconductor integrated circuit according to the present invention comprises a clock tree circuit for delay-adjusting a clock signal using various delay amounts, and a clock synchronizing circuit to which the delay-adjusted clock signal is supplied. The clock tree circuit comprises a first clock tree cell provided in a poststage of a clock signal introducing terminal, a second clock tree cell provided in a prestage of the clock synchronizing circuit and a poststage of the first clock tree cell, and a clock ramification point provided in a prestage of the second clock tree cell. The clock synchronizing circuit comprises a first clock synchronizing circuit to which the clock signal delay-adjusted by the second clock tree cell and thereafter outputted from the clock tree circuit is supplied, and a second clock synchronizing circuit to which the clock signal outputted from the clock tree circuit at the clock ramification point is supplied.Type: GrantFiled: January 22, 2009Date of Patent: September 7, 2010Assignee: Panasonic CorporationInventor: Takashi Ohyabu
-
Patent number: 7791386Abstract: Waveform errors between multiphase PWM signals caused by external synchronization signals is solved by providing a capture register in a master time base circuit. The capture register is triggered by the external sync signal so as to “capture” the value of the master time base counter at the occurrence of the rising edge of the external sync signal. This captured counter value is then provided to the local time bases of each of the phase PMW signal generators as the effective PWM period instead of locally stored PWM period values of each PWM signal generator. The captured time base value provided to the individual PWM generator time bases insures that the individual PWM generators remain properly synchronized to the master time base throughout the PWM cycles of all of the phases.Type: GrantFiled: January 9, 2009Date of Patent: September 7, 2010Assignee: Microchip Technology IncorporatedInventor: Bryan Kris
-
Patent number: 7782103Abstract: A phase adjustment circuit for discretely adjusting a phase of a data signal and that of a clock signal, the phase adjustment circuit including: a delay line for delaying the clock signal to produce a delayed clock signal; a phase comparator for comparing the phase of the data signal with that of the delayed clock signal; a delay control section for outputting a delay control signal based on the comparison result from the phase comparator; and a delay control section for outputting a delay control signal based on a frequency of the clock signal. The delay line determines a delay amount of the delayed clock signal with respect to the clock signal based on the control signals.Type: GrantFiled: August 31, 2006Date of Patent: August 24, 2010Assignee: Panasonic CorporationInventor: Toru Iwata