Clock Or Pulse Waveform Generating Patents (Class 327/291)
-
Patent number: 8558598Abstract: A phase shift generation circuit has an edge detector, which outputs a first and a second edge signal. The circuit also has a divide by N circuit, which receives a first clock signal and a group of signals representing a number N, and outputs a second clock signal. The circuit further comprises a pulse counter, which receives the first edge signal and the second clock signal, and outputs a group of signals representing the number of the second clock pulses between occurrences of the first edge signal. The circuit has first and second recycling timers, which output a group of pulses approximating a uniformly spaced group across the time duration of the period of the input pulse. The circuit also comprises at least one flip flop which generates a phase shifted output pulse.Type: GrantFiled: March 11, 2010Date of Patent: October 15, 2013Assignee: Supertex, Inc.Inventors: James T. Walker, Andrew Read
-
Patent number: 8558589Abstract: The present disclosure provides circuitry and a method for digital clock generation including the generation of integer and non-integer sub clocks. The proposed method provides simplified constant signal propagation and low skew in the divided clock path independent of division factor. Also provided is a simplified mechanism for generating low power clock patterns divided down by factors which are non-integer, phase-shifted, repeated pulse trains, dynamically changing and glitch-free.Type: GrantFiled: February 22, 2012Date of Patent: October 15, 2013Assignee: Dialog Semiconductor GmbHInventors: Nir Dahan, Kevin Graham Allen
-
Patent number: 8558575Abstract: A system is provided for generating an output clock used for N.5 modulus division. An edge-slip circuit accepts a modulus count, a divisor select signal, and a clock signal having a frequency greater than a modulus count frequency. The edge-slip circuit also has an input to accept an output clock signal, and an output to supply a clock slip signal (NE). An exclusive-or (XOR) has an input to accept a buffered clock signal (NF) and the clock slip signal (NE). The XOR has an output to supply the output clock signal. The output clock signal has a frequency equal to a buffered clock signal frequency, with no skipped clock edges, when the clock slip signal does not change logic levels. Alternatively, the output clock signal frequency is equal to the buffered clock signal frequency, with a skipped clock edge, when the clock slip signal changes logic levels.Type: GrantFiled: March 23, 2012Date of Patent: October 15, 2013Assignee: APPLIED Micro Circuits CorporationInventor: Brian Abernethy
-
Patent number: 8559549Abstract: The burst oscillation device 20 includes the data generation part 21, the operation part 11, the signal selecting part 40 and the burst generation part 50. The generation part 21 outputs the encoded data encoded based on data for communication. At the signal selecting part 40, the pulse release timing of predetermined repetition period is randomly delayed by the PPM and further delayed randomly by the minimal time by means of the PSK modulation, thereby realizing the decreasing of the peak value of the average power spectral density.Type: GrantFiled: June 13, 2008Date of Patent: October 15, 2013Assignee: Furukawa Electric Co., Ltd.Inventor: Yasushi Aoyagi
-
Patent number: 8552785Abstract: A circuit includes a logic gate and a latch. The logic gate is configured to receive a clock signal at a first input. The latch is disposed in a feedback loop of the logic gate and is configured to output a feedback signal to a second input of the logic gate in response to a signal output by the logic gate and the clock signal. The circuit is configured to output a pulsed signal based on one of a rising edge or a falling edge of the clock signal.Type: GrantFiled: November 9, 2011Date of Patent: October 8, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming-Zhang Kuo, Jen-Hang Yang, Shang-Chih Hsieh, Chih-Chiang Chang, Osamu Takahashi, Ta-Pen Guo, Sang Hoo Dong
-
Patent number: 8552786Abstract: A system including a first clock module, a second clock module and an adjustment module. The first clock module is configured to generate a first clock signal having a first frequency. The second clock module is configured to, based on the first clock signal, generate a second clock signal for an integrated circuit. An amount of current drawn by the integrated circuit is based on a second frequency of the second clock signal. An adjustment module is configured to receive an enable signal indicating whether the integrated circuit is being powered ON. In response to the enable signal indicating the integrated circuit is being powered ON, the adjustment module (i) determines a predetermined frequency, and (ii) generate a control signal based on the first clock signal. The control signal adjusts the second frequency of the second clock signal to be between the predetermined frequency and the first frequency.Type: GrantFiled: January 15, 2013Date of Patent: October 8, 2013Assignee: Marvell International Ltd.Inventors: Hongying Sheng, Chen Liu, Wei Cao
-
Patent number: 8552784Abstract: A semiconductor integrated circuit according to an embodiment includes a clock signal generation section, a clock waveform shaping section and a plurality of function blocks. The clock signal generation section generates a clock signal of a predetermined frequency. The clock waveform shaping section generates a plurality of clock signals having the same phase as a phase of the clock signal generated by the clock signal generation section at rising edges and different phases at falling edges. Each of the plurality of function blocks has a plurality of flip flops that operate with any one of the plurality of clock signals generated by the clock waveform shaping section.Type: GrantFiled: September 19, 2011Date of Patent: October 8, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Toshio Fujisawa, Hideo Kasami
-
Publication number: 20130257503Abstract: A layer-ID detector for multilayer 3D-IC, including a random generator to generate a random signal, a layer-ID designation mechanism circuit coupled to the random generator to generate a layer-ID designating signal, and a counter coupled to the layer-ID designating signal to output a layer-ID signal.Type: ApplicationFiled: December 31, 2012Publication date: October 3, 2013Applicant: NATIONAL TSING HUA UNIVERSITYInventors: Ming-Pin CHEN, Meng-Fan CHANG
-
Patent number: 8549343Abstract: A multimedia processing system for processing a program stream containing a program clock reference information. The system comprises a clock generator, a timer, a modifier, a processing unit, a parser and a compensator. The clock generator generates a clock signal. The timer receives the clock signal and generates a time information. The modifier incorporates a timing reference information into the program stream, wherein the timing reference information is provided according to the time information and the program clock reference information. The processing unit processes the program stream to generate a data stream incorporated with the timing reference information. The parser extracts the timing reference information from the data stream. And, the compensator generates a control signal according to the timing reference information. Wherein the clock generator receives the control signal and adjusts the clock signal.Type: GrantFiled: September 20, 2011Date of Patent: October 1, 2013Assignee: Mediatek Inc.Inventor: Chih-Chieh Yang
-
Patent number: 8546979Abstract: Pulse-generator circuits that permit independent control of pulse widths and the delays between successive pulses. In several embodiments, a pulse-generator subcircuit includes a transmission-line segment comprising first and second conductors, configured such that the first conductor is coupled to a first DC potential. The pulse-generator subcircuit further includes a terminating resistor coupled to a first end of the second conductor of the first transmission-line segment; this terminating resistor is matched to the characteristic impedance of the transmission-line segment. The pulse-generator subcircuit further includes first and second switches, controlled by first and second timing signals, respectively, and configured to selectively and independently connect respective first and second ends of the first conductor to a second DC potential.Type: GrantFiled: August 11, 2010Date of Patent: October 1, 2013Assignee: Alcon Research, Ltd.Inventors: Tammo Heeren, Fred Mercado
-
Patent number: 8543860Abstract: A clocking system, comprises a plurality of clocked data processing devices and a clock control circuit controlling a generation of a plurality of clock signals and an application of the clock signals to the plurality of data processing devices, allowing to clock at least one of the data processing devices while freezing all but the at least one of the data processing devices. A method for clocking a plurality of clocked data processing devices comprises controlling a generation of a plurality of clock signals and controlling an application of the clock signals to the plurality of data processing devices, allowing to clock at least one of the data processing devices while freezing all but the at least one of the data processing devices.Type: GrantFiled: August 26, 2008Date of Patent: September 24, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Derek Beattie, Carl Culshaw, Alan Devine, James Andrew Collier Scobie
-
Patent number: 8542050Abstract: The system described herein provides a minimized skew generator that has very small timing variation. Four phase signals are compressed into one signal including the four phase information. Therefore, the signal with all of the phase information travels on the same line, thus avoiding the concerns of skewing based on different sizes of metal lines. Since there are two rising edges and two falling edges within one signal, an enable line is utilized to select between the first and second, rising and falling edges. With this processing, the system has only one critical signal output, thus requiring only one signal line. Skewing of the signals and the amount of power required are both reduced.Type: GrantFiled: April 24, 2006Date of Patent: September 24, 2013Assignees: Sony Corporation, Sony Electronics Inc.Inventors: Jae-Hyeong Kim, Patrick T. Chuang, Chungji Lu
-
Publication number: 20130235669Abstract: Disclosed herein is a device that includes a first transistor coupled between an input terminal and an output terminal and including a control gate, a voltage-generating circuit configured to produce a voltage at the control gate of the first transistor, and a discharge circuit coupled between the input terminal of the first transistor and the control gate of the first transistor, the discharge circuit responding to a discharge signal to perform a discharge operation such that an electrical charge is discharged from the output terminal to the input terminal of the first transistor.Type: ApplicationFiled: March 8, 2012Publication date: September 12, 2013Applicant: Elpida Memory, Inc.Inventors: Nicola Maglione, Osama Khouri, Stefano Sivero
-
Patent number: 8531216Abstract: The present invention discloses an electronic apparatus.Type: GrantFiled: July 24, 2012Date of Patent: September 10, 2013Assignee: Ralink Technology Corp.Inventors: Jin-Xiao Wu, Heng-Chih Lin, Yi-Bin Hsieh
-
Patent number: 8525568Abstract: A clock generation circuit, includes a first current source, a resistor connected to the first current source, a second current source, a first demux circuit connected to the second current source, a second demux circuit connected to the second current source, a capacitor connected to the first demux circuit and the second demux circuit, a first comparator connected to the first current source and the capacitor, a second comparator connected to the first current source and the capacitor, and a RS trigger connected both to the first comparator and the second comparator. The present invention has simple structure, small process variation, and lower cost, and is able to improve the accuracy of the clock with maximum possibility.Type: GrantFiled: August 22, 2011Date of Patent: September 3, 2013Assignee: IPGoal Microelectronics (SiChuan) Co., Ltd.Inventors: Zhaolei Wu, Yalan Lv, Guosheng Wu
-
Patent number: 8526530Abstract: A method and apparatus for encoding feedback signal is provided. The method includes: encoding feedback signals of three carriers to output a bit sequence; and transmitting the bit sequence on a High Speed-Dedicated Physical Control Channel (HS-DPCCH). The encoding the feedback signals of the three carriers may specifically include: mapping the feedback signals of the three carriers into a codeword, in which the codeword can be selected from a codebook, and codewords in the codebook satisfy a particular code distance relationship. The method for jointly encoding feedback signals of three carriers in a Ternary Cell (TC) mode is provided. Feedback signals are transmitted over a single code channel. Therefore, power overhead is reduced, and system performance is improved.Type: GrantFiled: September 16, 2011Date of Patent: September 3, 2013Assignee: Huawei Technologies Co., Ltd.Inventors: Shuju Fan, Jing Li, Xueli Ma, Zongjie Wang
-
Patent number: 8525569Abstract: There is provided a clock distribution network for synchronizing global clock signals within a 3D chip stack having two or more strata. On each of the two or more strata, the clock distribution network includes a clock grid having a plurality of sectors for providing the global clock signals to various chip locations, a multiple-level buffered clock tree for driving the clock grid and including at least a root and a plurality of clock buffers, and one or more multiplexers for providing the global clock signals to at least a portion of the buffered clock tree. Inputs of at least some of the plurality of clock buffers on each of the two or more strata are shorted together using chip-to-chip interconnects to reduce skewing of the global clock signals with respect to the various chip locations.Type: GrantFiled: August 25, 2011Date of Patent: September 3, 2013Assignee: International Business Machines CorporationInventors: Thomas J. Bucelot, Liang-Teck Pang, Phillip J. Restle
-
Patent number: 8520789Abstract: The present invention relates to the communication field and discloses a method and an apparatus for implementing pulse synchronization, so that the control on a single-chip multi-channel device can be simplified. A method for implementing pulse synchronization includes: when a cycle count value corresponding to a reference symbol port of the multiple ports reaches a length of a predetermined pulse cycle, obtaining, by a microprocessor, cycle count values corresponding to the multiple ports; obtaining lengths of temporary synchronization cycles of the multiple ports according to the length of the predetermined pulse cycle and the cycle count values corresponding to the multiple ports; and sending the lengths of the temporary synchronization cycles to logic circuits corresponding to the multiple ports. Embodiments of the present invention are mainly applied in communication systems to output pulse symbols synchronously.Type: GrantFiled: May 18, 2012Date of Patent: August 27, 2013Assignee: Huawei Technologies Co., Ltd.Inventors: Yang Li, Matthew Leung, Tin Yau Fung
-
Patent number: 8519763Abstract: Integrated circuits that support dual-edge clocking are provided. Integrated circuits may include phase-locked loops that generate square-wave clock signals. The clock signals may be provided from off-chip equipment through input-output pins. The clock signals may be routed through a clock distribution network to provide local clock signals to pulse generators that generate clock pulses on rising and falling clock edges. The pulse generators may generate clock pulses that are triggered by the rising and falling clock edges with a common pulse width for optimum performance. Duty cycle distortion introduced by the clock network may be minimized for optimum performance. Adaptive duty cycle distortion circuitry may be used to control the pull-up/pull-down drive strengths of the clock buffer so that the high clock phase of the local clock signals is approximately a half clock cycle.Type: GrantFiled: June 11, 2010Date of Patent: August 27, 2013Assignee: Altera CorporationInventors: Ajay K. Ravi, David Lewis
-
Patent number: 8519767Abstract: Circuits, integrated circuits, and methods are disclosed for bimodal disable circuits. In one such example method, a counter is maintained, with the counter indicating a logic level at which an output signal will be disabled during at least a portion of one of a plurality of disable cycles. The logic level indicated by the counter is transitioned. An input signal is provided as the output signal responsive to the enable signal indicating that the output signal is to be enabled, and the output signal is disabled at the logic level indicated by the counter responsive to the enable signal indicating that the output signal is to be disabled.Type: GrantFiled: December 21, 2011Date of Patent: August 27, 2013Assignee: Micron Technology, Inc.Inventors: Eric Booth, Tyler Gomm, Kallol Mazumder, Scott E. Smith, John F. Schreck
-
Patent number: 8519768Abstract: A circuit comprises a clock tree for distributing a clock signal. A first counter is arranged at a first point in the clock tree. Upon detecting a triggering edge in the clock signal, the first counter sets a first current count equal to a first delayed count. After a first delay, the first counter sets the first delayed count equal to the first current count plus an increment. A second counter is arranged at a second point in the clock tree. Upon detecting a triggering edge in the clock signal, the second counter sets a second current count equal to a second delayed count. After a second delay, the second counter sets the second delayed count equal to the second current count plus the increment. A comparator compares the first current count and the second current count. The first point and the second point are not the same, or the second delay is longer than the first delay.Type: GrantFiled: March 31, 2009Date of Patent: August 27, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Markus Baumeister, Joachim Kruecken, Rolf Schlagenhaft
-
Patent number: 8520765Abstract: There is provided an information processing apparatus, including a data encoding unit that generates an encoded signal in partial response mode having a transmission speed Fb by encoding input data; a clock signal addition unit that synchronously adds a clock signal at frequency Fb having an amplitude value larger than that of the encoded signal to the encoded signal generated by the data encoding unit; and a signal transmission unit that transmits the encoded signal obtained by the clock signal being added by the clock signal addition unit through a predetermined transmission line.Type: GrantFiled: August 28, 2009Date of Patent: August 27, 2013Assignee: Sony CorporationInventor: Kunio Fukuda
-
Publication number: 20130214831Abstract: A circuit for detecting a voltage change is described. The circuit includes a supply insensitive pulse generator that generates a pulse signal. The circuit also includes a time-to-digital converter coupled to the supply insensitive pulse generator. The time-to-digital converter generates a digital signal based on the pulse signal and a voltage. The circuit also includes a controller coupled to the time-to-digital converter that detects a voltage change based on the digital signal.Type: ApplicationFiled: February 21, 2012Publication date: August 22, 2013Applicant: QUALCOMM IncorporatedInventors: Sang Wook Park, Ashwin Raghunathan, Marzio Pedrali-Noy
-
Patent number: 8514005Abstract: A circuit for generating multiphase clock signals and corresponding indication signals is provided. The circuit includes a multiphase clock generation circuit, a DLL circuit, a timing circuit, and a phase comparison circuit. The multiphase clock generation circuit receives an external clock to provide a plurality of first clock signals, phases of which differ from one another. The DLL circuit receives the external clock signal to provide a second clock signal. The timing circuit receives the second clock signal and a comparison signal to provide a plurality of indication signals. Each of the plurality of indication signals has rising edges which lead the rising edges of a corresponding one of the first clock signals. The phase comparison provides the comparison signal if a delayed phase of the corresponding one of the indication signals is within a phase of one of the first clock signals.Type: GrantFiled: April 20, 2012Date of Patent: August 20, 2013Assignee: Elite Semiconductor Memory Technology, Inc.Inventors: Ming-Chien Huang, Chien-Yi Chang
-
Patent number: 8514002Abstract: A clock signal adjustment circuit in a semiconductor integrated circuit includes: multiple circuit blocks; multiple clock delay circuits supplying delayed clock signals of the input clock signals under the control of the delay control signals to the corresponding circuit blocks; a control circuit conducting a delay test of the circuit blocks; a recovery group memory circuit storing information in the circuit blocks requiring the delay process among the circuit blocks, responsive to the result of the delay test; delay setting circuits storing information about the delay value for circuit blocks requiring the delay process among the circuit blocks, responsive to the result of the delay test; and a delay setting dispatch control circuit dispatching the delay control signal corresponding to the delay value information stored in the delay setting circuit to the clock delay circuits corresponding to the information about the circuit blocks stored in the recovery group memory circuit.Type: GrantFiled: April 4, 2011Date of Patent: August 20, 2013Assignee: Renesas Electronics CorporationInventor: Yusuke Ito
-
Patent number: 8514003Abstract: A clock signal generation circuit includes a clock delay control signal generation unit configured to divide a clock signal to generate a divided clock signal, generate a plurality of periodic signals which have different periods with each other during a half period of the divided clock signal, and output clock delay control signals from the plurality of periodic signals, and a doubler clock generation unit configured to delay the clock signal in response to the clock delay control signals to generate a delayed clock signal, and generate an output clock signal by mixing phases of the clock signal and the delayed clock signal.Type: GrantFiled: July 8, 2011Date of Patent: August 20, 2013Assignee: SK Hynix Inc.Inventor: Nam Pyo Hong
-
Patent number: 8514004Abstract: A clock management unit includes a delay unit; and an output unit, wherein the delay unit receives a clock signal and a reset signal for resetting an external circuit, and supplies a delayed reset signal to the output unit, wherein the output unit supplies to the external circuit an external clock signal obtained by processing the clock signal and the delayed reset signal, and wherein the external clock signal does not experience any edge transitions during at least two periods of the clock signal after the reset signal transitions to an active state for resetting the external circuit.Type: GrantFiled: September 9, 2011Date of Patent: August 20, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Weicong Hu
-
Patent number: 8514995Abstract: A circuit includes a receiver circuit, a data valid monitor circuit, a clock signal generation circuit, and a phase shift circuit. The receiver circuit is operable to generate a first periodic signal, a sampled data signal based on an input data signal, and a data valid signal based on a predefined number of bits in the sampled data signal. The data valid monitor circuit is operable to generate a count value by counting periods of the first periodic signal. The data valid monitor circuit is operable to generate a phase error signal based on the data valid signal and the count value. The clock signal generation circuit is operable to generate a second periodic signal. The phase shift circuit is operable to generate a third periodic signal based on the second periodic signal and to adjust a phase of the third periodic signal based on the phase error signal.Type: GrantFiled: April 7, 2011Date of Patent: August 20, 2013Assignee: Altera CorporationInventors: Boon Hong Oh, Peter Schepers, Da Hai Tang
-
Patent number: 8508278Abstract: A phase recombination circuit includes a first phase input and a first one-shot pulse generator adapted to receive the first phase input and produce a first signal to pull a signal to a first state. The phase recombination circuit also includes a second phase input in phase relationship with the first phase input, and a second one-shot pulse generator adapted to receive the second phase input and produce a second signal to pull a signal to a second state.Type: GrantFiled: May 2, 2011Date of Patent: August 13, 2013Assignee: Micron Technology, Inc.Inventors: Michael V. Ho, Tyler J. Gomm, Scott E. Smith
-
Patent number: 8504954Abstract: In an embodiment, hardware implementing a transcendental or other non-linear function is based on a series expansion of the function. For example, a Taylor series expansion may be used as the basis. One or more of the initial terms of the Taylor series may be used, and may be implemented in hardware. In some embodiments, modifications to the Taylor series expansion may be used to increase the accuracy of the result. In one embodiment, a variety of bit widths for the function operands may be acceptable for use in a given implementation. A methodology for building a library of series-approximated components for use in integrated circuit design is provided which synthesizes the acceptable implementations and tests the results for accuracy. A smallest (area-wise) implementation which produces a desired level of accuracy may be selected as the library element.Type: GrantFiled: March 30, 2012Date of Patent: August 6, 2013Assignee: Apple Inc.Inventor: Vaughn T. Arnold
-
Publication number: 20130194018Abstract: An inductor architecture for resonant clock distribution networks is described. This architecture allows for the adjustment of the natural frequency of a resonant clock distribution network, so that it achieves energy-efficient operation at multiple clock frequencies. The proposed architecture exhibits no inductor overheads. Such an architecture is generally applicable to semiconductor devices with multiple clock frequencies, and high-performance and low-power clocking requirements such as microprocessors, ASICs, and SOCs. Moreover, it is applicable to the binning of semiconductor devices according to achievable performance levels.Type: ApplicationFiled: December 10, 2012Publication date: August 1, 2013Applicant: Cyclos Semiconductor, Inc.Inventor: Cyclos Semiconductor, Inc.
-
Patent number: 8492997Abstract: A driving circuit includes a first delay circuit, a rise-detection circuit, a fall-detection circuit, a first filter, a second filter, and an adder. The first delay circuit delays an input signal. The rise-detection circuit detects a rise of the input signal. The fall-detection circuit detects a fall of the input signal. The first filter gives a first gain-frequency response to an output signal of the rise-detection circuit. The second filter gives a second gain-frequency response to an output signal of the fall-detection circuit. The adder adds an output signal of the first filter and an output signal of the second filter to an output signal of the first delay circuit.Type: GrantFiled: April 15, 2011Date of Patent: July 23, 2013Assignee: Fujitsu LimitedInventor: Hideki Oku
-
Patent number: 8487683Abstract: A circuit for generating multi-phase, non-overlapping clock signals includes a shift register that generates first and second clock signals from an input clock signal. First and second circuit modules generate corresponding first and second interim signals using the first and second clock signals and first and second feedback signals, respectively. The first and second interim signals are non-overlapping by at least a predetermined minimum time difference. The first and second interim signals are multiplexed to generate an output signal. The output signal is delayed by a first predetermined time to generate a first delay signal. The first delay signal is delayed by a second predetermined time to generate a second delay signal. The second delay signal is de-multiplexed to generate the first and the second feedback signals, and the first delay signal is de-multiplexed to generate the set of multi-phase, non-overlapping clock signals.Type: GrantFiled: January 23, 2012Date of Patent: July 16, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Siddhartha Gopal Krishna, Senthil Velan K
-
Patent number: 8487682Abstract: A clock generator includes a first latch configured to output a first intermediate clock phase signal based on a first clock signal and a second intermediate clock phase signal. A first phase interpolation circuit has a first input coupled to a first input of the first latch and a second input coupled to a first output of the first latch. The first phase interpolation circuit is configured to output a first clock phase signal based on the first and second intermediate clock phase signals.Type: GrantFiled: August 11, 2011Date of Patent: July 16, 2013Assignee: Initio CorporationInventors: Zhenchang Du, Haiming Tang, Wei Wang
-
Patent number: 8487684Abstract: A method buffers clock skew by using a logical effort, and is applicable to a clock tree that stays in a strong-inversion region, a moderate-inversion region, or a weak-inversion region. The method includes establishing in the clock tree a temperature sensor and a tunable-width buffer, and establishing width and temperature comparative lists according to a logical effort equation, for the tunable-width buffer to be individually applied to the strong-inversion region, the moderate-inversion region, and the weak-inversion region; selecting one from the width and temperature comparative lists that corresponds to one of the inversion regions in which the clock tree stays, enabling the temperature sensor to sense a temperature, and searching the selected width and temperature comparative list for a width that corresponds to the temperature sensed by the temperature sensor; and enabling the tunable-width buffer to perform a width modulation process according to the searched width.Type: GrantFiled: June 8, 2011Date of Patent: July 16, 2013Assignee: National Chiao Tung UniversityInventors: Chung-Ying Hsieh, Ming-Hung Chang, Wei Hwang
-
Patent number: 8482332Abstract: An embodiment is an integrated circuit. The integrated circuit comprises a clock generator and data transmission lines. The clock generator generates clock signals. At least some of the clock signals have a phase difference from an input clock signal input into the clock generator, and at least some of the clock signals have a different phase difference with respect to at least another of the clock signals. Each of the data transmission lines is triggered at least in part by at least one of the clock signals.Type: GrantFiled: April 18, 2011Date of Patent: July 9, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yung-Chow Peng, Min-Shueh Yuan, Chih-Hsien Chang
-
Patent number: 8482333Abstract: A system and method for reducing power consumption within clock distribution on a semiconductor chip. A 4-phase clock generator within a clock distribution network provides 4 non-overlapping clock signals dependent upon a received input clock. A reduced voltage swing clock generator receives the non-overlapping clock signals and charges and discharges a second set of clock lines in a manner sequenced by the non-overlapping clock signals. The sequencing prevents a voltage range from reaching a magnitude equal to a power supply voltage for each of the second set of clock lines. In one embodiment, the magnitude reaches half of the power supply voltage. The reduced voltage swing latch receives the second set of clock lines. The reduced voltage swing latch updates and maintains logical state based at least upon the received second set of clock lines.Type: GrantFiled: October 17, 2011Date of Patent: July 9, 2013Assignee: Apple Inc.Inventors: Michael E. Runas, James S. Blomgren
-
Publication number: 20130169338Abstract: A clock generator utilized for providing a clock signal includes: a first oscillator and a switching circuit. The switching circuit is coupled to the first oscillator and a second oscillator, and utilized for receiving a first oscillating signal generated from the first oscillator and a second oscillating signal generated from the second oscillator, and selecting one of the first oscillating signal and the second oscillating signal as the clock signal according to a status signal.Type: ApplicationFiled: June 13, 2012Publication date: July 4, 2013Inventors: Chun-Ming Kuo, Wen-Chi Chao, Keng-Jan Hsiao, Song-Yu Yang, Chun-Chi Chen
-
Patent number: 8476953Abstract: There is provided a synchronization circuit for a 3D chip stack having multiple circuits and multiple strata interconnected using a first and a second stack-wide broadcast connection chain. The synchronization circuit includes the following, on each stratum. A synchronizer connected to the first connection chain receives an asynchronous signal therefrom and performs a synchronization to provide a synchronous signal. A driver is connected to the second chain for driving the synchronous signal. A latch connected to the second chain receives the synchronous signal driven by the driver on a same or different stratum within a next clock cycle from the synchronization to provide the stack-wide synchronous signal to a circuit on a same stratum. An output of a single driver on one stratum is selected at any given time for use by the latch on all strata.Type: GrantFiled: August 25, 2011Date of Patent: July 2, 2013Assignee: International Business Machines CorporationInventors: Joel A. Silberman, Matthew R. Wordeman
-
Patent number: 8476954Abstract: A DC source generates a DC voltage between a positive electrode and a negative electrode. An inductive element and a parallel-connected switch-circuits unit are provided in a conductive path extending from the positive electrode to the negative electrode. The parallel-connected switch-circuits unit includes a plurality of switch circuits connected in parallel with one another. The switch circuit opens and closes the conductive path in accordance with a drive signal inputted from a drive circuit. The drive signal causes the plurality of switch circuits to successively perform an ON operation in which the conductive path is closed and then opened. A pulse voltage generation period in which a pulse voltage occurs in the inductive element continuously follows an ON period which is a duration from when the conductive path is closed to when the conductive path is opened.Type: GrantFiled: November 29, 2011Date of Patent: July 2, 2013Assignee: NGK Insulators, Ltd.Inventors: Tatsuya Terazawa, Sozaburo Hotta, Yuji Watanabe
-
Publication number: 20130163349Abstract: A program pulse generation circuit includes: a set pulse generator configured to apply a set pulse to an output node in response to a driving signal, a set pulse control signal, and a first switching signal, and a current controller configured to control step reductions forming the set pulse in response to the driving signal and a second switching signal.Type: ApplicationFiled: August 14, 2012Publication date: June 27, 2013Applicant: SK HYNIX INC.Inventors: Chang Yong AHN, Sung Yeon LEE
-
Patent number: 8471619Abstract: A circuit comprises a frequency divider coupled to receive an oscillating signal generated by an oscillator and a division ratio and configured to divide the oscillating signal by the division ratio into a clock signal; a temperature compensation circuit configured to measure a temperature of the oscillator and generate a division ratio to be provided to the frequency divider and a first value on the basis of the measured temperature; and a control system configured to control connection between a calibration element and the oscillator based on the first value and the oscillating signal of the oscillator.Type: GrantFiled: July 23, 2012Date of Patent: June 25, 2013Assignee: STMicroelectronics (Shenzhen) R&D Co. Ltd.Inventor: Henry Ge
-
Patent number: 8461895Abstract: Methods and apparatus to provide per die temperature programming for thermally efficient integrated circuit (IC) operation are described. In some embodiments, the junction temperature of an IC component is determined, e.g., to reduce power consumption and/or improve performance. Other embodiments are also described.Type: GrantFiled: October 25, 2011Date of Patent: June 11, 2013Assignee: Intel CorporationInventors: Tawfik Arabi, Ali Muhtaroglu
-
Patent number: 8456203Abstract: A multiphase clock generation circuit includes: a first frequency divider to generate a first intermediate clock and a second intermediate clock; a second frequency divider to generate output clocks of a first group including a first output clock and a second output clock; a third frequency divider to generate output clocks of a second group including a third output clock and a fourth output clock; a selector to supply one of the second intermediate clock and a value to the third frequency divider in response to a switching signal; an error detection circuit to detect an error in a phase relationship between the output clock of the first group and the output clock of the second group; and a re-reset circuit to output the switching signal to the selector based on the error.Type: GrantFiled: September 1, 2011Date of Patent: June 4, 2013Assignee: Fujitsu LimitedInventor: Masafumi Kondou
-
Publication number: 20130127510Abstract: An isolation interface circuit is disclosed. The isolation interface circuit comprising a transmitting circuit and a receiving circuit. The transmitting circuit configured to receive a first serial interface signal and a second serial interface signal for generating a differential polarity pulse signal. The receiving circuit configured to receive the differential polarity pulse signal for generating the first serial interface signal and the second serial interface signal. The differential polarity pulse signal are generated in response to the first serial interface signal and the second serial interface signal. The first serial interface signal and the second serial interface signal are generated in accordance with the differential polarity pulse signal. In a period, only one of the transmitting circuit and the receiving circuit can be enabled.Type: ApplicationFiled: November 21, 2012Publication date: May 23, 2013Inventor: Ta-Yung Yang
-
Publication number: 20130127509Abstract: An electromagnetic interference (EMI) shielding circuit and a semiconductor integrated circuit including the same are provided. The EMI shielding circuit includes a data level comparison unit, a control signal generation unit, and a driver for EMI cancellation. The data level comparison unit generates a data comparison signal by comparing a number of high-level data transmitted through a plurality of data lines and a number of low-level data transmitted through the plurality of data lines. The control signal generation unit generates a driving control signal in response to the data comparison signal. The driver for EMI cancellation outputs an EMI cancellation signal in response to the driving control signal.Type: ApplicationFiled: December 30, 2011Publication date: May 23, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Jun Ho LEE
-
Patent number: 8441429Abstract: A PLL as a clock generation circuit that generates a PWM clock based on a reference clock, which PWM clock is used for controlling, in a pulse width modulation method, a lamp on time and a lamp off time of a light source illuminating a liquid crystal panel by synchronizing with a video signal that performs display in a set period on the liquid crystal panel, includes a configuration that generates a PWM clock that can maintain a fixed ratio of the lamp on time to the lamp off time within one period even if the set period is changed, by changing a pulse interval of the reference clock in conjunction with the change in the set period.Type: GrantFiled: July 23, 2009Date of Patent: May 14, 2013Assignee: Sharp Kabushiki KaishaInventors: Yuji Tanaka, Takayuki Murai
-
Publication number: 20130113537Abstract: A circuit includes a logic gate and a latch. The logic gate is configured to receive a clock signal at a first input. The latch is disposed in a feedback loop of the logic gate and is configured to output a feedback signal to a second input of the logic gate in response to a signal output by the logic gate and the clock signal. The circuit is configured to output a pulsed signal based on one of a rising edge or a falling edge of the clock signal.Type: ApplicationFiled: November 9, 2011Publication date: May 9, 2013Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming-Zhang KUO, Jen-Hang Yang, Shang-Chih Hsieh, Chih-Chiang Chang, Osamu Takahashi, Ta-Pen Guo, Sang Hoo Dong
-
Patent number: 8437377Abstract: A pulse generator with a filter section limiting a band of an input signal, and a pulse generating section generating a plurality of pulses which are sequentially delayed one after another by a time period (?) substantially equal to a reciprocal of a center frequency of the band of the filter section, and inputting the plurality of pulses to the filter section.Type: GrantFiled: December 9, 2008Date of Patent: May 7, 2013Assignee: Fujitsu LimitedInventor: Yoichi Kawano
-
Patent number: 8427194Abstract: An improvement in the security of a logic system by minimizing observable features such as the power supply or electromagnetic radiation, so called, “side-channel attacks”. Specifically, the present invention comprises a technique and methods for reducing the ability of an intruder to monitor the relationship between currents in the system and the data in the system through the use of a randomized clock wherein the clock eye diagram is closed and without significant reduction in maximum operating speed compared to the reduction in maximum operating frequency that occurs when using conventional means of additive jitter. A system where the clock eye diagram is completely closed is provably more secure than systems where the clock eye diagram is partially open.Type: GrantFiled: May 24, 2011Date of Patent: April 23, 2013Inventors: Alexander Roger Deas, David Coyne