Particular Connection Patents (Class 365/185.05)
-
Patent number: 8742488Abstract: Example embodiments relate to a three-dimensional semiconductor memory device including an electrode structure on a substrate, the electrode structure including at least one conductive pattern on a lower electrode, and a semiconductor pattern extending through the electrode structure to the substrate. A vertical insulating layer may be between the semiconductor pattern and the electrode structure, and a lower insulating layer may be between the lower electrode and the substrate. The lower insulating layer may be between a bottom surface of the vertical insulating layer and a top surface of the substrate. Example embodiments related to methods for fabricating the foregoing three-dimensional semiconductor memory device.Type: GrantFiled: February 6, 2012Date of Patent: June 3, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jaegoo Lee, Kil-Su Jeong, Hansoo Kim, Youngwoo Park
-
Publication number: 20140146606Abstract: Providing for a new combination of non-volatile memory architecture and memory processing technology is described herein. By way of example, disclosed is a parallel bitline semiconductor architecture coupled with a channel-based processing technology. The channel based processing technology provides fast program/erase times, relatively high density and good scalability. Furthermore, the parallel bitline architecture enables very fast read times comparable with drain-based tunneling processes, achieving a combination of fast program, erase and read times far better than conventional non-volatile memories.Type: ApplicationFiled: January 31, 2014Publication date: May 29, 2014Applicant: SPANSION LLCInventors: Hagop Nazarian, Richard Fastow
-
Patent number: 8737156Abstract: A solution is provided to flexibly choose a combination of flash memory devices to reduce the overall cost of the flash memory devices or increase the overall utilization of the flash memory devices, while satisfying the capacity requirements for the flash memory devices in a system design, wherein a decoding unit is used for determining which flash memory devices will be accessed and re-mapping incoming serial addressing bits, for accessing one flash memory device, into an outgoing serial addressing bits for accessing another flash memory device.Type: GrantFiled: October 22, 2012Date of Patent: May 27, 2014Assignee: ITE Tech. Inc.Inventor: Ching-Min Hou
-
Publication number: 20140140132Abstract: A memory circuit is provided, including: a plurality of sectors, where each sector includes at least two parallel rows of memory units; a first control line, a second control line and a word line corresponding to each row of memory units, where at least two of the first control lines which are in the same sector and neighboring with each other are connected, and at least two of the second control lines which are in the same sector and neighboring with each other are connected; and a plurality of bit lines perpendicular with the word lines. The number of the first and second control lines may be reduced, so decoding units which control the control lines may occupy less chip areas, thereby reducing chip areas occupied by the memory circuit.Type: ApplicationFiled: September 4, 2013Publication date: May 22, 2014Applicant: Grace Semiconductor Manufacturing CorporationInventor: Jing Gu
-
Publication number: 20140140131Abstract: A device on an integrated circuit includes a stack of alternating semiconductor lines and insulating lines, and a gate structure over the stack of semiconductor lines. The gate structure includes a vertical portion adjacent the stack on the at least one side, and horizontal extension portions between the semiconductor lines. Sides of the insulating lines can be recessed relative to sides of the semiconductor lines, so at least one side of the stack includes recesses between semiconductor lines. The horizontal extension portions can be in the recesses. The horizontal extension portions have inside surfaces adjacent the sides of the insulating lines, and outside surfaces that can be flush with the sides of the semiconductor lines. The device may include a second gate structure spaced away from the first mentioned gate structure, and an insulating element between horizontal extension portions of the second gate structure and the first mentioned gate structure.Type: ApplicationFiled: November 19, 2012Publication date: May 22, 2014Inventors: Teng-Hao Yeh, Yen-Hao Shih, Yan-Ru Chen
-
Publication number: 20140140133Abstract: To improve performance of a semiconductor device having a nonvolatile memory. Further to improve reliability of the semiconductor device. Furthermore, to improve performance of a semiconductor device as well as improving reliability of the semiconductor device. A plurality of memory cells each configured by a memory transistor having a floating gate and a control transistor coupled in series to the memory transistor is arranged in an array in an X direction and in a Y direction on the main surface of a semiconductor substrate. Then, a bit wire that couples drain regions of the memory transistors of the memory cells arranged in the X direction is provided in the lowermost wiring layer of a multilayer wiring structure formed over the semiconductor substrate and the bit wire is arranged to cover the whole floating gate electrode.Type: ApplicationFiled: January 27, 2014Publication date: May 22, 2014Applicant: Renesas Electronics CorporationInventors: Hideaki YAMAKOSHI, Yasushi OKA, Daisuke OKADA
-
Publication number: 20140140134Abstract: Some embodiments include apparatus and methods having a string of memory cells, a conductive line and a bipolar junction transistor configured to selectively couple the string of memory cells to the conductive line. Other embodiments including additional apparatus and methods are described.Type: ApplicationFiled: January 27, 2014Publication date: May 22, 2014Applicant: Micron Technology, Inc.Inventors: Paolo Tessariol, Roberto Gastaldi
-
Patent number: 8730755Abstract: The present disclosure relates to the fabrication of non-volatile memory devices. In at least one embodiment, a single transistor may be used to drive each address line, either a wordline or a bitline. Both an inhibit voltage and a selection voltage may be driven through these single transistor devices, which may be achieved with the introduction of odd and even designations for the address lines. In one operating embodiment, a selected address line may be driven to a selection voltage, and the address lines of the odd or even designation which is the same as the selected address line are allowed to float. The address lines of the odd or even designation with is different from the selected address lines are driven to an inhibit voltage, wherein adjacent floating address lines may act as shielding lines to the selected address line.Type: GrantFiled: May 14, 2013Date of Patent: May 20, 2014Assignee: Intel CorporationInventors: Raymond W. Zeng, DerChang Kau
-
Patent number: 8730726Abstract: Memory cells comprising: a semiconductor substrate having a source region and a drain region disposed below a surface of the substrate and separated by a channel region; a tunnel dielectric structure disposed above the channel region, the tunnel dielectric structure comprising at least one layer having a hole-tunneling barrier height; a charge storage layer disposed above the tunnel dielectric structure; an insulating layer disposed above the charge storage layer; and a gate electrode disposed above the insulating layer are described along with arrays and methods of operation.Type: GrantFiled: November 19, 2012Date of Patent: May 20, 2014Assignee: Macronix International Co., Ltd.Inventors: Hang-Ting Lu, Szu-Yu Wang
-
Patent number: 8730732Abstract: A non-volatile semiconductor memory device comprises a semiconductor substrate and a plurality of gate structures formed on a cell region of the semiconductor substrate. The plurality of gate structures include: a first select-gate structure and a second select-gate structure disposed on the cell region, the first select-gate structure and the second select-gate structure spaced apart from each other, and a plurality of cell gate structures disposed between the first select-gate structure and the second select-gate structure. At least one of the select-gate structures comprises plural select gates.Type: GrantFiled: December 29, 2011Date of Patent: May 20, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Hong, Tae-Kyung Kim, Woosung Choi
-
Patent number: 8730741Abstract: According to one embodiment, a semiconductor memory system includes a first semiconductor memory device, a second semiconductor memory device, and a wiring line. The wiring line is connected between the first semiconductor memory device and the second semiconductor memory device. When one of the first and second semiconductor memory devices discharges electric charge, the other of the first and second semiconductor memory devices receives the discharged electric charge through the wiring line.Type: GrantFiled: February 13, 2012Date of Patent: May 20, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Noboru Shibata, Hiroshi Sukegawa, Tokumasa Hara
-
Patent number: 8724385Abstract: A semiconductor memory has main bit lines paralleled by fixed potential lines in an alternating arrangement. Each main bit line is switchably connected to two sub-bit lines. The memory cells connected to one of the two sub-bit lines are placed below the main bit line. The memory cells connected to the other one of the two sub-bit lines are placed below an adjacent fixed potential line. The fixed potential lines prevent parasitic capacitive coupling between the main bit lines and thereby speed up read access to the memory cells without taking up extra layout space.Type: GrantFiled: October 17, 2011Date of Patent: May 13, 2014Assignee: Lapis Semiconductor Co., Ltd.Inventor: Tatsuru Shinoda
-
Publication number: 20140126290Abstract: The disclosure is related to memory arrays and methods. One such memory array has a substantially vertical pillar. A memory cell adjacent to the pillar where the pillar has a first size has a greater channel length than a memory cell adjacent to the pillar where the pillar has a second size larger than the first size.Type: ApplicationFiled: November 2, 2012Publication date: May 8, 2014Applicant: MICRON TECEHNOLOGY, INCInventors: Koji Sakui, Peter Feeley
-
Patent number: 8717814Abstract: A three-dimensional (3-D) nonvolatile memory device includes vertical channel layers protruded from a substrate, interlayer insulating layers and memory cells, which are alternately stacked along the vertical channel layers, and select transistors including planar channel layers, each contacted with at least one of the vertical channel layers and being parallel to the substrate, and gate insulating layers formed over the planar channel layers.Type: GrantFiled: August 30, 2012Date of Patent: May 6, 2014Assignee: SK Hynix Inc.Inventors: Sang Moo Choi, In Hey Lee
-
Publication number: 20140119121Abstract: A system and apparatus for adjusting threshold program and erase voltages in a memory array, such as a floating gate memory array, for example. One such method includes applying a first voltage level to a first edge word line of a memory block string and applying a second voltage level to a second edge word line of the memory block string. Such a method might also include applying a third voltage level to non-edge word lines of the memory block string.Type: ApplicationFiled: January 8, 2014Publication date: May 1, 2014Applicant: Micron Technolgy, Inc.Inventor: Seiichi Aritome
-
Publication number: 20140119117Abstract: Apparatuses and methods are disclosed, including an apparatus with rows of vertical strings of memory cells coupled to a common source and multiple data lines associated with each row of vertical strings. Each data line associated with a row is coupled to at least one of the vertical strings in the row. Additional apparatuses and methods are described.Type: ApplicationFiled: October 26, 2012Publication date: May 1, 2014Applicant: Micron Technology, Inc.Inventors: Koji Sakui, Peter Sean Feeley, Akira Goda
-
Patent number: 8711635Abstract: A nonvolatile semiconductor memory device includes a memory cell which stores data and which is capable of being rewritten electrically, a bit line which is connected electrically to one end of a current path of the memory cell, a control circuit which carries out a verify operation to check a write result after data is written to the memory cell, and a voltage setting circuit which sets a charging voltage for the bit line in a verify operation and a read operation and makes a charging voltage in a read operation higher than a charging voltage in a verify operation.Type: GrantFiled: September 14, 2012Date of Patent: April 29, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takuya Futatsuyama, Toshiaki Edahiro, Norihiro Fujita, Fumitaka Arai, Tohru Maruyama, Masaki Kondo
-
Patent number: 8711622Abstract: An integrated circuit including a link or string of semiconductor memory cells, wherein each memory cell includes a floating body region for storing data. The link or string includes at least one contact configured to electrically connect the memory cells to at least one control line, and the number of contacts in the string or link is the same as or less than the number of memory cells in the string or link.Type: GrantFiled: July 12, 2013Date of Patent: April 29, 2014Assignee: Zeno Semiconductor, Inc.Inventor: Yuniarto Widjaja
-
Publication number: 20140112071Abstract: Subject matter disclosed herein relates to a memory device, and more particularly to a multi-channel memory device and methods of selecting one or more channels of same.Type: ApplicationFiled: December 2, 2013Publication date: April 24, 2014Applicant: MICRON TECHNOLOGY, INC.Inventor: Emanuele Confalonieri
-
Patent number: 8705271Abstract: The performance of a semiconductor device including a nonvolatile memory is enhanced. Each of nonvolatile memory cells arranged over a silicon substrate includes: a first n-well; a second n-well formed in a place different from the place thereof; a selection transistor formed in the first n-well; and an electric charge storage portion having a floating gate electrode and a storage portion p-well. The floating gate electrode is so placed that it overlaps with part of the first n-well and the second n-well. The storage portion p-well is placed in the first n-well so that it partly overlaps with the floating gate electrode. In this nonvolatile memory cell, memory information is erased by applying positive voltage to the second n-well to discharge electrons in the floating gate electrode to the second n-well.Type: GrantFiled: December 25, 2012Date of Patent: April 22, 2014Assignee: Renesas Electronics CorporationInventor: Yasuhiro Taniguchi
-
Publication number: 20140104945Abstract: Provided are nonvolatile memory devices and methods of forming the same. The nonvolatile memory device includes a plurality of word lines, a ground select line, string select line, and a dummy word line. Each of distances between the dummy word line and the ground select line and between the dummy word line and the word line is greater than a distance between a pair of the word lines adjacent to each other.Type: ApplicationFiled: December 19, 2013Publication date: April 17, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: CHANGHYUN LEE, BYOUNGKEUN SON
-
Patent number: 8699262Abstract: Adverse effects of a parasitic resistance and a parasitic capacitance of a driver circuit to a memory cell causes problems of thermal disturbance to a not-selected cell, unevenness of application voltage, degradation of a memory element in reading. A capacitor (C) is provided above or beneath a memory cell (MC) that includes a memory element to which a current write memory information and a selection element connected to the memory element. A charge stored in this capacitor writes to the memory element.Type: GrantFiled: October 11, 2011Date of Patent: April 15, 2014Assignee: Hitachi, Ltd.Inventors: Takao Watanabe, Satoru Hanzawa, Yoshitaka Sasago
-
Publication number: 20140098609Abstract: According to one embodiment, a nonvolatile semiconductor memory apparatus includes a memory cell array, a row decoder, a controller. The memory cell array includes a plurality of memory strings. The memory strings include a first select transistor and a second select transistor, and are connected to each of a plurality of bit lines. The row decoder applies a voltage to the first and second select transistors. The controller detects a defect of the bit lines based on data read from the memory cells.Type: ApplicationFiled: June 7, 2013Publication date: April 10, 2014Inventors: Naoya TOKIWA, Yasushi NAGADOMI
-
Patent number: 8693256Abstract: A non-volatile memory device integrated in a chip of semiconductor material. An embodiment of a memory device includes a plurality of memory cells. Each memory cell includes a first well and a second well of a first type of conductivity that are formed in an insulating region of a second type of conductivity. The memory cell further includes a first, a second, and a third region of the second type of conductivity that are formed in the first well; these regions define a selection transistor of MOS type and a storage transistor of floating gate MOS type that are coupled in series. Moreover, the memory device includes a selection gate of the selection transistor, a floating gate of the storage transistor, and a control gate of the storage transistor formed in the second well; the control gate is capacitively coupled with the floating gate.Type: GrantFiled: December 21, 2010Date of Patent: April 8, 2014Assignee: STMicroelectronics S.r.l.Inventors: Marco Pasotti, Davide Lena, Fabio De Santis
-
Patent number: 8693231Abstract: A memory device includes a first bit line coupled to a first source/drain region of a first multiplexer gate, a second bit line coupled to a first source/drain region of a second multiplexer gate, and a sensing device having an input coupled to a second source/drain region of the first multiplexer gate and a second source/drain region of the second multiplexer gate. The input of the sensing device is formed at a vertical level that is different than a vertical level at which at least one of the first and second bit lines is formed.Type: GrantFiled: June 13, 2012Date of Patent: April 8, 2014Assignee: Micron Technology, Inc.Inventors: Akira Goda, Seiichi Aritome
-
Patent number: 8694852Abstract: Integrated circuit memory systems include a nonvolatile memory device having an array of nonvolatile memory cells therein and a memory controller, which is electrically coupled to the nonvolatile memory device. The memory controller is configured to apply signals to the nonvolatile memory device that cause the nonvolatile memory device to modify how data is read from the array of nonvolatile memory cells. This modification occurs in response to detecting an increase in an age of the nonvolatile memory device. The age of the nonvolatile memory device may be determined by keeping a count of how many times the nonvolatile memory device has undergone a program/erase cycle.Type: GrantFiled: February 23, 2011Date of Patent: April 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: JinHyeok Choi, Hwaseok Oh
-
Patent number: 8693250Abstract: A three dimensional stacked nonvolatile semiconductor memory according to examples of the present invention includes a memory cell array comprised of first and second blocks disposed side by side and a driver disposed between the first and second blocks. At least two conductive layers having the same structure as that of the at least two conductive layers in the first and second blocks are disposed on the driver, and select gate lines in the first and second blocks are connected to the driver through the at least two conductive layers on the driver.Type: GrantFiled: April 30, 2012Date of Patent: April 8, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Maejima
-
Publication number: 20140092683Abstract: A method facilitates controlling a read time (tREAD) of an electronic memory device. The method includes implementing a first read time indicative of an array time for a read process for a memory array of the electronic memory device. The first read time relates to the time allocated to make data available at an I/O buffer of the electronic memory device for access by a controller. The method also includes implementing a second read time for the electronic memory device. The second read time has a total duration which is different from the first read time. In this way, different read times can be implemented for read operations at the same electronic memory device. The read times may be changed automatically based on one or more performance parameters (e.g., RBER, P/E count, etc.) of the electronic memory device.Type: ApplicationFiled: October 2, 2012Publication date: April 3, 2014Applicant: FUSION-IOInventors: Jea Woong Hyun, Barrett Edwards, David Nellans
-
Publication number: 20140085976Abstract: This nonvolatile semiconductor memory device comprises a transistor string formed on a substrate and including a plurality of first transistors connected in series with each other. A first bit line is connected to a first end of the transistor string. A source line is connected to a second end of the transistor string. A memory string extends in a direction perpendicular to the substrate and comprises a plurality of nonvolatile memory transistors and a select transistor connected in series. Moreover, a part of the memory string is connected to a gate of the first transistor.Type: ApplicationFiled: February 27, 2013Publication date: March 27, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Jun FUJIKI, Yoshiaki Fukuzumi, Hideaki Aochi
-
Publication number: 20140085977Abstract: A semiconductor memory device includes a memory cell unit, word lines, a driver circuit, and first transistors. The word lines are connected to the control gates of 0-th to N-th memory cells. The (N+1) number of first transistors transfer the voltage to the word lines respectively. Above one of the first transistors which transfers the voltage to an i-th (i is a natural number in the range of 0 to N) word line, M (M<N) of the word lines close to the i-th word line pass through a region above the gate electrode by a first level interconnection without passing over the impurity diffused layers.Type: ApplicationFiled: December 5, 2013Publication date: March 27, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takatoshi MINAMOTO, Toshiki Hisada, Dai Nakamura
-
Patent number: 8681551Abstract: A three dimensional stacked nonvolatile semiconductor memory according to an example of the present invention includes a memory cell array comprised of first and second blocks. The first block has a first cell unit which includes a memory cell to be programmed and a second cell unit which does not include a memory cell to be programmed, and programming is executed by applying a program potential or a transfer potential to word lines in the first block after the initial potential of channels of the memory cells in the first and second cell units is set to a plus potential. In the programming, the program potential and the transfer potential are not applied to word lines in the second block.Type: GrantFiled: January 10, 2013Date of Patent: March 25, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Maejima
-
Patent number: 8681556Abstract: A non-volatile semiconductor memory device according to an embodiment includes: a p-type semiconductor substrate; a p-type first p well which is formed in the semiconductor substrate and in which a bit line connecting transistor configured to connect a bit line of a memory cell and a sense amplifier unit is formed; and an n-type first N well which surrounds the first P well and which is configured to electrically isolate the first P well from the semiconductor substrate.Type: GrantFiled: March 21, 2012Date of Patent: March 25, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Kikuko Sugimae
-
Patent number: 8681546Abstract: This document generally describes systems, devices, methods, and techniques for variably controlling impedance for a memory device where multiple NVM units (e.g., NVM dies) are accessible over a shared bus. Impedance can be varied using switches that are configured to switch between a NVM unit and an impedance terminal. Switches can be adjusted during operation of a memory device so that a memory controller is connected over a shared bus to a selected single NVM unit and one or more impedance terminals. Impedance terminals can be configured to provide a relatively small load (a smaller load than an NVM unit) that is impedance matched (alone or in combination with other impedance terminals and/or a NVM unit) with a source impedance on a shared bus that is provided by a memory controller.Type: GrantFiled: February 22, 2011Date of Patent: March 25, 2014Assignee: Apple Inc.Inventors: Anthony Fai, Nicholas Seroff
-
Patent number: 8675411Abstract: An electronic device including a set of functional block, and a biasing block for generating a set of bias voltages for the functional blocks. The electronic device further includes a holding block coupled between the biasing block and the functional blocks for providing each bias voltage to at least one corresponding functional block, for each bias voltage the holding block including a capacitive element for storing the bias voltage, and a switch element switchable between an accumulation condition wherein provides the bias voltage from the biasing block to the capacitive element and to the at least one corresponding functional block, and a release condition wherein isolates the capacitive element from the biasing block and provides the bias voltage from the capacitive element to the at least one corresponding functional block, and a control block for alternately switching the switching elements between the accumulation condition and the release condition.Type: GrantFiled: June 28, 2011Date of Patent: March 18, 2014Assignee: STMicroelectronics S.r.l.Inventors: Maria Giaquinta, Antonino Conte, Rosario Roberto Grasso, Francesco Nino Mammoliti
-
Publication number: 20140071755Abstract: In one embodiment of the invention, a memory module is disclosed including a printed circuit board with an edge connector; an address controller coupled to the printed circuit board; and a plurality of memory slices. Each of the plurality of memory slices of the memory module includes one or more memory integrated circuits coupled to the printed circuit board, and a slave memory controller coupled to the printed circuit board and the one or more memory integrated circuits. The slave memory controller receives memory access requests for the memory module from the address controller. The slave memory controller selectively activates one or more of the one or more memory integrated circuits in the respective memory slice in response to the address received from the address controller to read data from or write data into selected memory locations in the memory integrated circuits.Type: ApplicationFiled: September 3, 2013Publication date: March 13, 2014Inventors: Vijay Karamcheti, Kumar Ganapathy
-
Patent number: 8670262Abstract: A hybrid solid-state memory system is provided for storing data. The solid-state memory system comprises a volatile solid-state memory, a non-volatile solid-state memory, and a memory controller. Further, a method is provided for storing data in the solid-state memory system. The method comprises the following steps. A write command is received by the memory controller. Write data is stored in the volatile memory in response to the write command. Data is transferred from the volatile memory to the non-volatile memory in response to a data transfer request.Type: GrantFiled: March 3, 2011Date of Patent: March 11, 2014Assignee: Mosaid Technologies IncorporatedInventor: Jin-Ki Kim
-
Patent number: 8670282Abstract: A memory circuit includes a group of memory arrays and at least one redundancy bit line. The group of memory arrays includes a first memory array coupled with a first input/output (IO) interface and a second memory array coupled with a second IO interface. The at least one redundancy bit line is configured to selectively repair the group of memory arrays.Type: GrantFiled: July 6, 2012Date of Patent: March 11, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tien-Chun Yang, Yue-Der Chih, Shang-Hsuan Liu
-
Publication number: 20140063964Abstract: According to an embodiment, sense amplifiers are arranged one by one within an arrangement width of k bit lines in a direction of the bit lines, and determine data stored in the memory cells, based on potentials of the respective bit lines. Transistors constituting the sense amplifier are arranged one by one within an arrangement width of the sense amplifier in the direction of the bit lines. A gate length direction of the transistors is identical to the direction of the bit lines. A longer side direction of a contact electrode connected to an active area of the transistor is identical to the direction of the bit lines.Type: ApplicationFiled: March 15, 2013Publication date: March 6, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Takuya FUTATSUYAMA
-
Publication number: 20140063942Abstract: Apparatus and systems for memory system are provided. In an example, an interface chip can include a memory controller configured to couple to a processor and to couple to a plurality of stacked memory arrays using a data bus and a maintenance bus, wherein the data bus is separate from the maintenance bus, the plurality of stacked memory arrays forming two or more memory chips, the memory controller configured to control access to memory locations within the plurality of stacked memory arrays.Type: ApplicationFiled: October 29, 2013Publication date: March 6, 2014Applicant: Micron Technology, Inc.Inventor: Joe M. Jeddeloh
-
Patent number: 8665643Abstract: Disclosed is a non-volatile memory device which includes a memory cell array having memory cells arranged in rows and columns, a page buffer circuit configured to read data from the memory cell array, and a control logic and input/output interface block including a normal read scheduler controlling a normal read operation and a data recover read scheduler controlling a data recover read operation and configured to control the page buffer circuit at a read request. One of the normal read scheduler and the data recover read scheduler is selected according to selection information provided from an external device.Type: GrantFiled: March 9, 2012Date of Patent: March 4, 2014Assignee: Samsung Electronics Co., LtdInventors: Tae-Young Kim, Jongsun Sel, Kitae Park
-
Patent number: 8665652Abstract: A method for erasing a memory array is provided. The memory array comprises a plurality of memory cell strings, and each of the memory cell strings comprises a plurality of memory cells connected to a plurality of word lines. The method for erasing the memory array includes the following steps. A first voltage is applied to a substrate of the memory array. A second voltage is applied to a word line of a selected memory cell, and a plurality of passing voltages are applied to other word lines. And, a third voltage and a fourth voltage are respectively applied to a first source/drain region and a second source/drain region of the selected memory cell, so that a band to band (BTB) hot hole injecting method is induced to erase the specific memory cell, wherein the third voltage is not equal to the fourth voltage.Type: GrantFiled: June 24, 2011Date of Patent: March 4, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Jyun-Siang Huang, Wen-Jer Tsai, Ping-Hung Tsai
-
Patent number: 8665647Abstract: A non-volatile memory device performs a read operation for compensating for coupling due to an adjacent memory cell. With the read operation of the non-volatile memory device, the coupling effect included in a read result of the selected memory cell is compensated on the basis of a program state of an adjacent memory cell adjacent to the selected memory cell. Toward this end, a read operation for the adjacent memory cell is selectively performed before the selected memory cell is read. Upon sensing of data from the selected memory cell, one or more read operations for the selected memory cell are performed according to the program state of the adjacent memory cell with a read voltage being changed in level depending on the program state of the adjacent memory cell.Type: GrantFiled: November 22, 2011Date of Patent: March 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ju Seok Lee, Jae Yong Jeong, Seung Bum Kim
-
Patent number: 8665644Abstract: A stacked semiconductor memory device comprises a semiconductor substrate having a functional circuit, a plurality of memory cell array layers, and at least one connection layer. The memory cell array layers are stacked above the semiconductor substrate. The connection layers are stacked above the semiconductor substrate independent of the memory cell array layers. The connection layers electrically connect memory cell selecting lines arranged on the memory cell array layers to the functional circuit.Type: GrantFiled: April 17, 2013Date of Patent: March 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Chul-Woo Park, Hong-Sun Hwang, In-Gyu Baek, Dong-Hyun Sohn
-
Publication number: 20140056069Abstract: A nonvolatile memory device includes; a memory cell array designating a first memory cell group including first memory cells connected with a word line and disposed less than a reference distance from a word line voltage source in a word line direction, and a second memory cell group including second memory cells connected to the word line and disposed more than the reference distance from the word line voltage source in the word line direction, and control logic configured during a data processing operation to provide a first word line voltage to a first target memory cell among the first memory cells, and a second word line voltage different from the first word line voltage to a second target memory cell among the second memory cells.Type: ApplicationFiled: July 5, 2013Publication date: February 27, 2014Inventors: IL HAN PARK, SEUNG-BUM KIM, GOEUN JUNG
-
Patent number: 8659943Abstract: A nonvolatile memory device includes bit and source lines alternately arranged parallel to each other and even strings and odd strings alternately arranged between the bit lines and the source lines and each including drain selection transistors, memory transistors, and a source selection transistor. The drain selection transistors include a first drain selection transistor with the same structure as the memory transistors and a second drain selection transistor with the same structure as the source selection transistor. The nonvolatile memory device further includes an even drain selection line connected to the first drain selection transistors of the even strings and the second drain selection transistors of the odd strings and an odd drain selection line connected to the second drain selection transistors of the even strings and the first drain selection transistors of the odd strings.Type: GrantFiled: December 21, 2011Date of Patent: February 25, 2014Assignee: Hynix Semiconductor Inc.Inventor: Nam-Jae Lee
-
Patent number: 8659944Abstract: A 3D memory device includes a plurality of ridge-shaped stacks, in the form of multiple strips of conductive material separated by insulating material, arranged as strings which can be coupled through decoding circuits to sense amplifiers. Diodes are connected to the bit line structures at either the string select of common source select ends of the strings. The strips of conductive material have side surfaces on the sides of the ridge-shaped stacks. A plurality of conductive lines arranged as word lines which can be coupled to row decoders, extends orthogonally over the plurality of ridge-shaped stacks. Memory elements lie in a multi-layer array of interface regions at cross-points between side surfaces of the conductive strips on the stacks and the conductive lines.Type: GrantFiled: January 21, 2011Date of Patent: February 25, 2014Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Shin-Jang Shen, Hang-Ting Lue
-
Patent number: 8659970Abstract: The apparatus described herein may comprise a first set of transistors, including a first transistor and a second transistor, and a second set of transistors, including a third transistor and a fourth transistor. Gates of the first and second transistors may be coupled to a first signal and a second signal, respectively, each indicating whether a corresponding one of a first supply voltage and a second supply voltage reaches a first threshold voltage or a second threshold voltage to power on a first circuit or a second circuit of a memory device. Gates of the third and fourth transistors may be coupled to a first inverted version of the first signal and a second inverted version of the second signal, respectively. An outcome signal of the second set of transistors may indicate a power-on state of the memory device responsive to power states of the first and second signals.Type: GrantFiled: March 16, 2012Date of Patent: February 25, 2014Assignee: Micron Technology, Inc.Inventor: Marco Sforzin
-
Patent number: 8654583Abstract: A semiconductor memory cell and arrays of memory cells are provided In at least one embodiment, a memory cell includes a substrate having a top surface, the substrate having a first conductivity type selected from a p-type conductivity type and an n-type conductivity type; a first region having a second conductivity type selected from the p-type and n-type conductivity types, the second conductivity type being different from the first conductivity type, the first region being formed in the substrate and exposed at the top surface; a second region having the second conductivity type, the second region being formed in the substrate, spaced apart from the first region and exposed at the top surface; a buried layer in the substrate below the first and second regions, spaced apart from the first and second regions and having the second conductivity type; a body region formed between the first and second regions and the buried layer, the body region having the first conductivity type; a gate positioned between theType: GrantFiled: July 9, 2013Date of Patent: February 18, 2014Assignee: Zeno Semiconductor, Inc.Inventor: Yuniarto Widjaja
-
Patent number: 8654582Abstract: An object is to provide a semiconductor device in which stored data can be retained even when power is not supplied, and there is no limitation on the number of write cycles. The semiconductor device includes a source line, a bit line, a first signal line, a second signal line, a word line, a memory cell connected between the source line and the bit line, a first driver circuit electrically connected to the bit line, a second driver circuit electrically connected to the first signal line, a third driver circuit electrically connected to the second signal line, and a fourth driver circuit electrically connected to the word line and the source line. The first transistor is formed using a semiconductor material other than an oxide semiconductor. The second transistor is formed using an oxide semiconductor material.Type: GrantFiled: March 8, 2013Date of Patent: February 18, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Kiyoshi Kato
-
Patent number: 8654586Abstract: A nonvolatile semiconductor memory device includes a memory unit and a control unit. The memory unit includes a multilayer structure including electrode films and inter-electrode insulating films alternately stacked in a first direction; a semiconductor pillar piercing the multilayer structure in the first direction; a memory layer provided between the semiconductor pillar and the electrode films; an inner insulating film provided between the memory layer and the semiconductor pillar; an outer insulating film provided between the memory layer and the electrode films; and a wiring electrically connected to the first semiconductor pillar. In an erasing operation, the control unit sets the first wiring at a first potential and sets the electrode film at a second potential lower than the first potential, and then sets the first wiring at a third potential and sets the electrode film at a fourth potential higher than the third potential.Type: GrantFiled: January 9, 2013Date of Patent: February 18, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masaru Kito, Ryota Katsumata, Yoshiaki Fukuzumi, Masaru Kidoh, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Junya Matsunami, Tomoko Fujiwara, Hideaki Aochi, Ryouhei Kirisawa, Yoshimasa Mikajiri, Shigeto Oota