Recessed Oxide By Localized Oxidation (i.e., Locos) Patents (Class 438/439)
-
Patent number: 7038289Abstract: Deep isolation trenches having sides and a bottom are formed in a semiconductor substrate. The sides and the bottom are coated with an electrically insulating material that delimits an empty cavity, and forms a plug to close the cavity. The sides of the trench are configured with a neck that determines the depth of the plug, and a first portion that tapers outwards from the neck as the distance from the bottom increases. Deep isolation trenches may be applied, in particular, to bipole and BiCMOS circuits.Type: GrantFiled: June 13, 2002Date of Patent: May 2, 2006Assignees: STMicroelectronics SA, Koninklijke Philips ElectronicsInventors: Michel Marty, Arnoud Fortuin, Vincent Arnal
-
Patent number: 7026232Abstract: The present invention facilitates semiconductor fabrication by providing methods of fabrication that mitigate leakage and apply strain to channel regions of transistor devices. A semiconductor device having gate structures, channel regions, and active regions is provided (102). Extension regions of a first type of conductivity are formed within the active regions (104). Recesses are then formed within a portion of the active regions (106). Second type recess structures are formed (108) within the recesses, wherein the second type recess structures have a second type of conductivity opposite the first type and are comprised of a strain inducing material. Then, first type recess structures are formed (110) within the recesses and on the second type recess structures, wherein the first type recess structures have the first type of conductivity and are comprised of a strain inducing material.Type: GrantFiled: December 23, 2004Date of Patent: April 11, 2006Assignee: Texas Instruments IncorporatedInventors: Elisabeth Marley Koontz, Antonio Luis Pacheco Rotondaro
-
Patent number: 7015115Abstract: According to one embodiment, a structure comprises a substrate and a field oxide region, where the field oxide region has a top surface, and where the top surface of the field oxide region comprises substantially no cavities caused by lateral etching. The structure further comprises a trench situated in the substrate, where the trench has a first sidewall and a second sidewall in the substrate, and where the trench is situated directly underneath the field oxide region. According to this embodiment, the trench is used as a deep trench isolation region in the substrate and is typically filled with polysilicon. A thermally grown oxide liner is situated on the first and the second sidewalls of the trench, where the oxide liner is formed after removal of a hard mask. The hard mask may be densified TEOS oxide or HDP oxide and may be removed in an anisotropic dry etch process.Type: GrantFiled: February 20, 2003Date of Patent: March 21, 2006Assignee: Newport Fab, LLCInventors: Kevin Q. Yin, Amol Kalburge
-
Patent number: 7008850Abstract: A method for manufacturing the semiconductor device of which a transistor and a MNOS type memory transistor, each of which has a different gate withstand voltage and drain withstand voltage, are included in the same semiconductor layer.Type: GrantFiled: October 7, 2004Date of Patent: March 7, 2006Assignee: Seiko Epson CorporationInventors: Takafumi Noda, Susumu Inoue, Masahiko Tsuyuki, Akihiko Ebina
-
Patent number: 6991983Abstract: Disclosed is a method of manufacturing a high voltage transistor in a flash memory device. The method can prohibit a punch leakage current of an isolation film while satisfying active characteristics of the high voltage transistor without the need for a mask process for field stop of the high voltage transistor ion implantation process and a mask removal process.Type: GrantFiled: December 16, 2003Date of Patent: January 31, 2006Assignee: Hynix Semiconductor Inc.Inventor: Young Ki Shin
-
Patent number: 6977205Abstract: This invention provides a semiconductor device with an element isolation implemented by a method of manufacturing a semiconductor device comprising the steps of: forming a pad oxide film 140 and a nitride film 150 sequentially on a silicon layer 130 in an element region S; forming a metal oxide film 180 for generating a fixed electric charge on the nitride film 150 and on the silicon layer 130 in an element isolation region A; forming a field oxide film 160 in the element isolation region A by implementing an oxidation treatment; and removing the metal oxide film 180 on the nitride film 150, the nitride film 150 and the pad oxide film 140. In the semiconductor device, the threshold voltage of a parasitic transistor is made high and prevented from turning on, and the influence of leak current is reduced and the hump characteristic of element is restrained.Type: GrantFiled: January 28, 2004Date of Patent: December 20, 2005Assignee: Oki Electric Industry Co., Ltd.Inventor: Hirotaka Komatsubara
-
Patent number: 6958283Abstract: A method for forming a trench isolation. A semiconductor substrate with an opening is provided, on which a mask layer is formed. A first insulating layer is conformably formed on the semiconductor substrate and the trench, and the trench is filled with the first insulating layer. The first insulating layer is anisotropically etched to below the semiconductor substrate. A second insulating layer is formed on the semiconductor substrate and the trench. The second insulating layer is planarized to expose the mask layer.Type: GrantFiled: October 22, 2003Date of Patent: October 25, 2005Assignee: Nanya Technology CorporationInventors: Chien-Mao Liao, Tzu-En Ho, Chang-Rong Wu, Chih-How Chang, Sheng-Wei Yang, Sheng-Tsung Chen, Chung-Yuan Lee, Wen-Sheng Liao, Chen-Chou Huang
-
Patent number: 6955957Abstract: Disclosed is a method of forming the floating gate in the flash memory device. After the first polysilicon film is deposited on the semiconductor substrate, the trench is formed on the first polysilicon film with the pad nitride film not deposited. The HDP oxide film is then deposited to bury the trench. Next, the HDP oxide film is etched to define a portion where the second polysilicon film will be deposited in advance. The second polysilicon film is then deposited on the entire top surface, thus forming the floating gate. Thus, it is possible to completely remove a moat and an affect on EFH (effective field oxide height), solve a wafer stress by simplified process and a nitride film, and effectively improve the coupling ratio of the flash memory device.Type: GrantFiled: July 10, 2003Date of Patent: October 18, 2005Assignee: Hynix Semiconductor Inc.Inventor: Hyeon Sang Shin
-
Patent number: 6949448Abstract: A method for forming a local oxidation of silicon (LOCOS) isolation region on a silicon substrate. A series of patterned graded oxidation mask layers formed of a material comprising silicon, oxygen and nitrogen is formed. The series of patterned graded oxidation mask layers has a comparatively high nitrogen:oxygen atomic ratio within a series of first contiguous sub-layers; a comparatively high nitrogen:oxygen atomic ratio within a series of third contiguous sub-layers; and a comparatively low nitrogen:oxygen atomic ratio within a series of second contiguous sub-layers.Type: GrantFiled: April 1, 2003Date of Patent: September 27, 2005Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Shih-Chi Lin
-
Patent number: 6933207Abstract: Memory integrated circuitry includes an array of memory cells formed over a semiconductive substrate and occupying area thereover, at least some memory cells of the array being formed in lines of active area formed within the semiconductive substrate which are continuous between adjacent memory cells, said adjacent memory cells being isolated from one another relative to the continuous active area formed therebetween by a conductive line formed over said continuous active area between said adjacent memory cells. At least some adjacent lines of continuous active area within the array are isolated from one another by LOCOS field oxide formed therebetween. The respective area consumed by individual memory cells is ideally equal less than 8F2, where âFâ is no greater than 0.Type: GrantFiled: April 22, 2004Date of Patent: August 23, 2005Assignee: Micron Technology, Inc.Inventors: Luan Tran, Alan R. Reinberg
-
Patent number: 6930018Abstract: Disclosed is a shallow trench isolation (STI) structure and methods of manufacturing the same. The methods eliminate the requirement for design size adjustments (DSA) in manufacturing the STI structure. Further disclosed is an STI trench liner and methods for the formation thereof by growing a thin oxide layer on shallow isolation trench surfaces while preventing oxide formation on adjacent nitride surfaces, followed by the deposition of, and oxide growth upon, a polysilicon layer.Type: GrantFiled: July 16, 2002Date of Patent: August 16, 2005Assignee: Texas Instruments IncorporatedInventors: Freidoon Mehrad, Zhihao Chen, Shashank S. Ekbote, Brian Trentman
-
Patent number: 6924209Abstract: A method for the fabrication of an integrated semiconductor component, in which at least one isolation trench is formed, a first layer of a nonconductive material is applied by a nonconformal deposition method, and a second layer of a nonconductive material is applied by a conformal deposition method at least to the back surface of the semiconductor component.Type: GrantFiled: October 17, 2001Date of Patent: August 2, 2005Assignee: Infineon Technologies AGInventors: Hans-Peter Moll, Alexander Trueby, Andreas Wich-Glasen
-
Patent number: 6900094Abstract: A method is disclosed of forming buried channel devices and surface channel devices on a heterostructure semiconductor substrate. In an embodiment, the method includes the steps of providing a structure including a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate wherein the first oxidation rate is greater than the second oxidation rate, reacting said first layer to form a sacrificial layer, and removing said sacrificial layer to expose said second layer.Type: GrantFiled: June 14, 2002Date of Patent: May 31, 2005Assignee: AmberWave Systems CorporationInventors: Richard Hammond, Matthew Currie
-
Patent number: 6894363Abstract: A semiconductor device adopting shallow trench isolation for reducing an internal stress of a semiconductor substrate. The semiconductor device is composed of a semiconductor substrate provided with a trench for isolation, and an insulating film formed to cover the trench for relaxing an internal stress of the semiconductor substrate. The insulating film includes a first portion disposed to be opposed to a bottom of the trench, and a second portion disposed to be opposed to a side of the trench. A first thickness of the first portion is different from a second thickness of the second portion.Type: GrantFiled: September 30, 2002Date of Patent: May 17, 2005Assignee: Elpida Memory, Inc.Inventor: Kazuhiro Tamura
-
Patent number: 6890832Abstract: A radiation-hardened STI process includes implanting a partially formed wafer with a fairly large dose (1013 to 1017 ions/cm2) of a large atom group III element, such as B, Al, Ga or In at an energy between about 30 and 500 keV. The implant is followed by an implant of a large group V element, such as P, As, Sb, or Bi using similar doses and energies to the group III element. The group V element compensates the group III element. The combination of the two large atoms decreases the diffusivity of small atoms, such as B, in the implanted areas. Furthermore, the combination of the group III and group V elements in roughly equal proportions creates recombination sites and electron traps in the field oxide, resulting in a radiation hardened semiconductor device.Type: GrantFiled: November 12, 2002Date of Patent: May 10, 2005Assignee: Aeroflex UTMC Microelectronic Systems, Inc.Inventors: David B. Kerwin, Bradley J Larsen
-
Patent number: 6881645Abstract: Disclosed herein are various methods for preventing bending of a patterned SOI layer during trench sidewall oxidation, the methods comprising providing a patterned SOI layer having at least one trench, said patterned SOI layer disposed upon an underlying buried silicon oxide layer; and blocking diffusion of oxygen between said patterned SOI and buried silicon oxide layer.Type: GrantFiled: May 18, 2001Date of Patent: April 19, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Ho Ahn, Ho-Kyu Kang, Geum-Jong Bae
-
Patent number: 6861320Abstract: The invention provides a method of making silicon-on-insulator SOI substrates with nitride buried insulator layer by implantation of molecular deuterated ammonia ions ND3+, instead of implanting nitrogen ions (N+, or N2+) as is done in prior art nitride SOI processes. The resultant structure, after annealing, has a buried insulator with a defect density which is substantially lower than in prior art nitride SOI. The deuterated nitride SOI substrates allow much better heat dissipation than SOI with a silicon dioxide buried insulator. These substrates can be used for manufacturing of high speed and high power dissipation monolithic integrated circuits.Type: GrantFiled: April 4, 2003Date of Patent: March 1, 2005Assignee: Silicon Wafer Technologies, Inc.Inventor: Alexander Usenko
-
Patent number: 6846721Abstract: A semiconductor device ensuring an isolation of elements by a trench is provided. A method of manufacturing the semiconductor device includes the step of forming a silicon nitride film having an aperture, the step of selectively removing a part of a silicon substrate along aperture to form a recess defined by a side surface and a bottom surface in silicon substrate, the step of oxidizing the side surface and the bottom surface of the recess to form a thermal oxide film having a side portion and a bottom portion, and the step of selectively removing bottom portion of thermal oxide film and a part of silicon substrate by using silicon nitride film as a mask to form a trench.Type: GrantFiled: June 4, 2002Date of Patent: January 25, 2005Assignee: Renesas Technology Corp.Inventor: Shu Shimizu
-
Publication number: 20040259323Abstract: A semiconductor structure containing a field oxide and a process for fabricating the semiconductor structure. The semiconductor structure includes a semiconductor substrate including an isolation region and an active region; a field oxide formed on the semiconductor substrate in the isolation region; a first pad layer formed on the semiconductor substrate in the active region; a second pad layer formed on the semiconductor substrate not covered by the first pad layer, wherein the second pad layer has a smaller thickness than the first pad layer; a mask layer formed on the first pad layer, wherein the mask layer has a larger width than the first pad layer to form a cavity beneath the mask layer and next to the first pad layer; and a mask filler filled in the cavity. By means of the local pad film thinning technique and by forming a mask filler to grow the field oxide layer, the bird's beak encroachment and the thinning effect of the field oxide layer can both be inhibited.Type: ApplicationFiled: December 17, 2001Publication date: December 23, 2004Inventor: Wei-Kang King
-
Patent number: 6833328Abstract: A method for selectively removing one or more coatings from the surface of a substrate is described. The coating is treated with an aqueous composition which includes an acid of the formula HxAF6, or precursors to such an acid. In that formula, A is Si, Ge, Ti, Zr, Al, and Ga; and x is 1-6. The acid is often H2SiF6. The composition may sometimes include at least one additional acid, such as phosphoric acid. The coating being removed is often an aluminide coating or an MCrAl(X)-type material. The substrate is usually a polymer or a metal, such as a superalloy.Type: GrantFiled: June 9, 2000Date of Patent: December 21, 2004Assignee: General Electric CompanyInventors: Lawrence Bernard Kool, John Robert LaGraff, James Anthony Ruud
-
Patent number: 6818495Abstract: A method for forming within a silicon semiconductor substrate employed within a microelectronics fabrication a silicon oxide dielectric layer. There is provided a silicon semiconductor substrate. There is formed upon the silicon semiconductor substrate a blanket silicon oxide pad oxide layer. There is then formed upon the pad oxide layer a patterned silicon nitride masking layer delineating active regions of the silicon semiconductor substrate from isolation regions. There is formed upon the isolation regions by thermal oxidation of the semiconductor silicon substrate in a dry oxidizing environment at an elevated temperature a thick silicon oxide dielectric layer employed as a field oxide (FOX) dielectric isolation layer formed through the silicon nitride patterned masking layer.Type: GrantFiled: June 4, 1999Date of Patent: November 16, 2004Inventors: Min-Hsiung Chiang, Jin-Yuan Lee, Jenn Ming Huang
-
Patent number: 6812533Abstract: An electronic circuit comprises a bipolar transistor that includes a conductive back electrode, an insulator layer over the conductive back electrode and a semiconductor layer of either an n-type or p-type material over the insulator layer. The semiconductor layer includes a doped region, used as the collector and a heavily doped region, bordering the doped region, used as a reachthrough between the insulator layer and the collector contact electrode. A majority-carrier accumulation layer is induced adjacent to the insulator in the doped region of the collector by the application of a bias voltage to the back electrode.Type: GrantFiled: December 24, 2002Date of Patent: November 2, 2004Assignee: International Business Machines CorporationInventors: Jin Cai, Tak H. Ning, Qiqing Ouyang
-
Publication number: 20040198020Abstract: A method for forming a local oxidation of silicon (LOCOS) isolation region on a silicon substrate. A series of patterned graded oxidation mask layers formed of a material comprising silicon, oxygen and nitrogen is formed. The series of patterned graded oxidation mask layers has a comparatively high nitrogen:oxygen atomic ratio within a series of first contiguous sub-layers; a comparatively high nitrogen:oxygen atomic ratio within a series of third contiguous sub-layers; and a comparatively low nitrogen:oxygen atomic ratio within a series of second contiguous sub-layers.Type: ApplicationFiled: April 1, 2003Publication date: October 7, 2004Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Shih-Chi Lin
-
Patent number: 6797532Abstract: A light emitting layer made of a group III-V nitride semiconductor is formed between a first semiconductor layer made of an n-type group III-V nitride semiconductor and a second semiconductor layer made of a p-type group III-V nitride semiconductor. In side portions of the second semiconductor layer, oxidized regions are formed through the oxidization of the second semiconductor layer itself so as to be spaced apart from each other in the direction parallel to the plane of the light emitting layer. A p-side electrode is formed across the entire upper surface of the second semiconductor layer including the oxidized regions, and an n-side electrode is formed on one surface of the first semiconductor layer that is away from the second semiconductor layer.Type: GrantFiled: March 7, 2003Date of Patent: September 28, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Tetsuzo Ueda
-
Patent number: 6787877Abstract: A semiconductor processing method for filling structural gaps includes depositing a substantially boron free silicon oxide comprising material at a first average deposition rate over an exposed semiconductive material in a gap between wordline constructions and at a second average deposition rate less than the first average deposition rate over the wordline constructions. A reduced gap having a second aspect ratio less than or equal to a first aspect ratio of the original gap may be provided. An integrated circuit includes a pair of wordline constructions separated by a gap therebetween in areas where the wordline constructions do not cover an underlying semiconductive substrate. A layer of substantially boron free silicon oxide material has a first thickness over the substrate within the gap and has a second thickness less than the first thickness over the wordline constructions.Type: GrantFiled: December 27, 2002Date of Patent: September 7, 2004Assignee: Micron Technology, Inc.Inventor: Chris W. Hill
-
Patent number: 6774016Abstract: Disclosed are an SOI substrate and a method for manufacturing the same. The SOI substrate comprises a silicon substrate including an active region defined by a field region. The field region includes a first oxygen-ion-injected isolation region having a first thickness and being formed under the active region. The center of the first region is at a first depth from a top surface of the silicon substrate. The field region of the SOI substrate further includes a second oxygen-ion-injected region having a second thickness greater than the first thickness. The second region is formed at sides of the active region and is also formed from a top surface of the silicon substrate. The center of the second ion injected region is at a second depth from the top surface of the silicon substrate. The first and second ion injected regions surround the active region for device isolation. The SOI substrate is formed by implementing two sequential ion injecting processes.Type: GrantFiled: February 13, 2002Date of Patent: August 10, 2004Assignee: Samsung Electronics Co., Ltd.Inventor: Tae-Ho Jang
-
Patent number: 6768130Abstract: A method of forming a semiconductor on insulator structure in a monolithic semiconducting substrate with a bulk semiconductor structure. A first portion of a surface of the monolithic semiconducting substrate is recessed without effecting a second portion of the surface of the monolithic semiconducting substrate. An insulator precursor species is implanted beneath the surface of the recessed first portion of the monolithic semiconducting substrate, and a trench is etched around the implanted and recessed first portion of the monolithic semiconducting substrate. The insulator precursor species is activated to form an insulator layer beneath the surface of the recessed first portion of the monolithic semiconducting substrate. The semiconductor on insulator structure is formed in the first portion of the monolithic semiconducting substrate, and the bulk semiconductor structure is formed in the second portion of the monolithic semiconducting substrate.Type: GrantFiled: June 24, 2003Date of Patent: July 27, 2004Assignee: LSI Logic CorporationInventor: Matthew J. Comard
-
Patent number: 6764920Abstract: A method of semiconductor integrated circuit fabrication. Specifically, one embodiment of the present invention discloses a method for reducing shallow trench isolation (STI) corner recess of silicon in order to reduce STI edge thinning on tunnel oxides (510) for flash memories (devices M and N). An STI process is implemented to isolate flash memory devices (devices M and N) in the semiconductor structure (200). In the STI process, a nitride layer (210) is deposited over a silicon substrate (280). An STI region (290) is formed defining STI corners (240) where a top surface (270) of the silicon substrate (280) and the STI region (290) converge. The STI region (290) is filled with an STI field oxide and planarized until reaching the nitride layer (210). A local oxidation of silicon (LOCOS) is then performed to oxidize the top surface (270) of the silicon substrate adjacent to the STI corners (240).Type: GrantFiled: April 19, 2002Date of Patent: July 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Nian Yang, John Jianshi Wang, Unsoon Kim
-
Patent number: 6746908Abstract: A temperature control method is provided which is capable of performing quick, accurate, and error-free soaking control over all wafer areas to be thermally treated at a target temperature without requiring any skilled operator and which can be automated by using a computer. In the temperature control method of controlling a heating apparatus having at least two heating zones in such a manner that temperatures detected at predetermined locations equal a target temperature therefor, temperatures are detected at predetermined locations the number of which is larger than the number of the heating zones, and the heating apparatus is controlled in such a manner that the target temperature falls between a maximum value and a minimum value of a plurality of detected temperatures.Type: GrantFiled: September 28, 2001Date of Patent: June 8, 2004Assignee: Hitachi Kokusai Electric, Inc.Inventors: Kazuo Tanaka, Masaaki Ueno, Minoru Nakano, Hideto Yamaguchi
-
Patent number: 6743695Abstract: In a method for shallow trench isolation and a method for manufacturing a non-volatile memory device using the same, a hard mask layer pattern, a stopper layer pattern and an oxide film pattern are formed by patterning a hard mask layer, a stopper layer and an oxide film. A trench is formed by etching an upper portion of a substrate adjacent to the stopper layer pattern with the hard mask layer pattern. After removing the hard mask layer, a field oxide layer is formed in the trench. After etching the trench with the hard mask, the aspect ratio of the trench region is reduced by removing the hard mask prior to filling the trench, enhancing the gap filling margin of the trench fill process.Type: GrantFiled: January 29, 2003Date of Patent: June 1, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-Soo Lee, Jae-Seung Hwang
-
Patent number: 6727161Abstract: A process for making a semiconductor structure, includes forming a second dielectric layer on exposed regions of an intermediate structure. The intermediate structure includes: a semiconductor substrate having the regions, a first dielectric layer on at least a first portion of the semiconductor substrate, an etch-stop layer on at least a second portion of the first dielectric layer, and spacers on at least a third portion of said semiconductor substrate. The spacers are adjacent edges of the etch-stop layer and adjacent the exposed regions.Type: GrantFiled: February 16, 2000Date of Patent: April 27, 2004Assignee: Cypress Semiconductor Corp.Inventors: Yongchul Ahn, Kaichiu Wong
-
Patent number: 6720233Abstract: In a method of producing a trench insulation in a silicon substrate a first silicon-oxide layer is deposited on a front surface of a sequence of layers including the silicon substrate. Then the first silicon-oxide layer is structured so as to define a mask for a subsequent production of a trench. A trench is etched with a predetermined depth in the silicon substrate making use of the mask and filled with a silicon oxide. Then a first polysilicon layer is conformally deposited on the first silicon-oxide layer and on the oxide-filled trench. The first polysilicon layer is removed in such a way that a polysilicon cover remains on the oxide-filled trench, and the first silicon-oxide layer is removed.Type: GrantFiled: August 24, 1998Date of Patent: April 13, 2004Inventor: Werner Muth
-
Patent number: 6699773Abstract: A method of forming a shallow trench isolation type semiconductor device comprises forming an etch protecting layer pattern to define at least one active region on a substrate, forming at least one trench by etching the substrate partially by using the etch protecting layer pattern as an etch mask, forming a thermal-oxide film on an inner wall of the trench, filling the trench having the thermal-oxide film with a CVD silicon oxide layer to form an isolation layer, removing the etch protecting layer pattern from the substrate over which the isolation layer is formed, removing the thermal-oxide film formed on a top end of the inner wall of the trench to a depth of 100 to 350 Å, preferably 200 Å from the upper surface of the substrate, and forming a gate oxide film on the substrate from which the active region and the top end are exposed.Type: GrantFiled: October 21, 2002Date of Patent: March 2, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Keum-Joo Lee, Young-Min Kwon, Chang-Lyoung Song, In-Seak Hwang
-
Patent number: 6699760Abstract: One method includes epitaxially growing a layer of group III-nitride semiconductor under growth conditions that cause a growth surface to be rough. The method also includes performing an epitaxial growth of a second layer of group III-nitride semiconductor on the first layer under growth conditions that cause the growth surface to become smooth. The two-step growth produces a lower density of threading defects. Another method includes epitaxially growing a layer of group III-nitride semiconductor on a lattice-mismatched crystalline substrate and then, chemically treating a growth surface of the layer to selectively electrically passivate defects that thread the layer.Type: GrantFiled: June 25, 2002Date of Patent: March 2, 2004Assignee: Lucent Technologies, Inc.Inventors: Julia Wan-Ping Hsu, Michael James Manfra, Nils Guenter Weimann
-
Patent number: 6693341Abstract: When an element isolation film is formed by the LOCOS technique, as an underlying buffer layer of an oxidation resisting film, a pad oxidation film and pad poly-Si film are used. When an element is formed, they are used as a gate oxide film and a part of a gate electrode to relax a level difference between the gate electrode and the wiring on the element isolation film. A first poly-Si film (pad poly-Si film) is etched to leave its certain thickness to relax the level difference more greatly. In such a process, in manufacturing a semiconductor integrated circuit using the LOCOS technique, the number of manufacturing steps can be reduced and the level difference between the gate electrode on the gate insulating film and the wiring on the element isolation film can be relaxed.Type: GrantFiled: November 7, 2002Date of Patent: February 17, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Nobuyuki Sekikawa, Wataru Andoh, Masaaki Anezaki, Masaaki Momen
-
Patent number: 6686255Abstract: Within a local oxidation of silicon (LOCOS) method for forming a silicon oxide isolation region, there is first amorphized areally completely at least a surface sub-layer portion of a silicon layer within an isolation region location within the silicon layer defined by an oxidation mask layer formed over the silicon layer, to form an amorphized silicon region within the isolation region location. Thus, when thermally oxidizing the silicon layer having formed thereover the oxidation mask layer to form at least in part from the amorphized silicon region a silicon oxide isolation region, the silicon oxide isolation region is formed with an attenuated bird's beak extension.Type: GrantFiled: July 30, 2001Date of Patent: February 3, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Chi-Ming Yang, Fu-Liang Yang
-
Patent number: 6677658Abstract: A process for creating silicon isolation regions which utilizes silicon islands or pillars as sources of silicon for silicon dioxide (or silicon oxide) fields. These silicon oxide fields separate active areas within a device. By providing multiple sources of silicon for silicon oxide formation, the described invention minimizes the use of trench wall edges as silicon sources for silicon oxide growth. This reduction in stress helps to minimize encroachment and undergrowth or bird's beak formation. This process also leads to a reduced step height between the field oxide and active areas, thus providing a more planar wafer surface.Type: GrantFiled: September 5, 2001Date of Patent: January 13, 2004Assignee: Micron Technology, Inc.Inventor: Salman Akram
-
Patent number: 6656814Abstract: An integrated circuit device is fabricated by forming at least one isolation region in an area of a semiconductor substrate, such as a monolithic semiconductor substrate or a silicon on insulator (SOI) substrate. The at least one isolation region defines at least one active region. A plurality of dummy conductive regions is distributed in the area of the semiconductor substrate, with the dummy conductive regions being constrained to overlie the at least one isolation region. The dummy conductive regions may be formed from a conductive layer that is also used to form, for example, a gate electrode, a capacitor electrode or a wiring pattern. The dummy conductive regions may be formed on an insulation layer, e.g., a gate insulation layer or an interlayer dielectric layer. Preferably, the dummy conductive regions are noncontiguous. In one embodiment, a lattice-shaped isolation region is formed including an array of node regions linked by interconnecting regions and defining an array of dummy active regions.Type: GrantFiled: April 3, 2001Date of Patent: December 2, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-dong Yoo, Young-wug Kim, Seok-kyun Jung
-
Patent number: 6653200Abstract: The present invention provides a method of reducing stress in a shallow trench isolation region of a MOSFET device comprising the step of forming a dielectric in the shallow trench isolation region wherein the thermal expansion coefficient of the dielectric matches the thermal expansion coefficient of silicon in the substrate thereby reducing stress in the shallow trench isolation region. Also provided is a method of forming a dielectric filled, shallow trench isolation region for a MOSFET device where the shallow trench is filled with an an aluminosilicate, an aluminum silicon oxynitride or silicon oxynitride dielectric alloys.Type: GrantFiled: January 26, 2001Date of Patent: November 25, 2003Assignee: Applied Materials, Inc.Inventor: Christopher S. Olsen
-
Patent number: 6645827Abstract: A method for forming isolation regions on a semiconductor substrate, includes partially covering the surface of the semiconductor substrate with oxidation inhabiting films, and heat-treating the portions of the semiconductor substrate which are exposed from the oxidation inhabiting films. The heat treatment consists of a wet-type heating step in a gaseous atmosphere containing oxygen and hydrogen, and a dry-type heating step in a atmosphere without hydrogen which is performed after the wet-type heating step.Type: GrantFiled: June 6, 2001Date of Patent: November 11, 2003Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshiyuki Nakamura
-
Patent number: 6645826Abstract: In a semiconductor device including a laminate of a first insulating layer, a crystalline semiconductor layer, and a second insulating layer, characteristics of the device are improved by determining its structure in view of stress balance. In the semiconductor device including an active layer of the crystalline semiconductor layer having tensile stress on a substrate, tensile stress is given to the first insulating layer formed to be in close contact with a surface of the semiconductor layer at a substrate side, and compressive stress is given to the second insulating layer formed to be in close contact with a surface of the semiconductor layer at a side opposite to the substrate side.Type: GrantFiled: March 7, 2002Date of Patent: November 11, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Taketomi Asami, Toru Takayama, Ritsuko Kawasaki, Hiroki Adachi, Naoya Sakamoto, Masahiko Hayakawa, Hiroshi Shibata, Yasuyuki Arai
-
Patent number: 6642124Abstract: The present invention provides a semiconductor device that reduces the junction leak current and achieves an improvement in the reliability of the gate oxide film by minimizing divot formation and the occurrence of a kink and a method of manufacturing such a semiconductor device. A pad oxide film and a silicon nitride film are formed on an Si substrate and a groove-like trench is formed through photolithography and etching. The liner oxide of the trench are oxidized through oxidizing/nitriding. Then, the trench is filled with an insulating film, the insulating film is planarized and the silicon nitride film and the pad oxide film are removed. Next, a field area is formed and a transistor is formed by following specific steps. By forming a trench liner oxide film containing nitrogen, stress is reduced.Type: GrantFiled: June 27, 2000Date of Patent: November 4, 2003Assignee: Oki Electric Industry Co., Ltd.Inventor: Michiko Yamauchi
-
Patent number: 6627511Abstract: A method for forming an isolation structure (22) on a SOI substrate (11) is provided. A three layer stack of an etchant barrier layer (16), a stress relief layer (17), and an oxide mask layer (18) is formed on the SOI substrate (11). The three layer stack is patterned and etched to expose portions of the etchant barrier layer (16). The silicon layer (13) below the exposed portions of the etchant barrier layer (16) is oxidized to form the isolation structure (22). The isolation structure (22) comprises a bird's head region (21) with a small encroachment which results in higher edge threshold voltage. The method requires minimum over-oxidation and provides for an isolation structure (22) that leaves the SOI substrate (11) planar. Minimal over-oxidation reduces the number of dislocations formed during the oxidation process and improves the source to drain leakage of the device.Type: GrantFiled: July 28, 1995Date of Patent: September 30, 2003Assignee: Motorola, Inc.Inventors: Marco Racanelli, Hyungcheol Shin, Heemyong Park
-
Patent number: 6627515Abstract: A method of forming a buried silicon oxide region in a semiconductor substrate with portions of the buried silicon oxide region formed underlying portions of a strained silicon shape, and where the strained silicon shape is used to accommodate a semiconductor device, has been developed. A first embodiment of this invention features a buried oxide region formed in a silicon alloy layer, via thermal oxidation procedures. A first portion of the strained silicon layer, protected during the thermal oxidation procedure, overlays the silicon alloy layer while a second portion of the strained silicon layer overlays the buried oxide region. A second embodiment of this invention features an isotropic dry etch procedure used to form an isotropic opening in the silicon alloy layer, with the opening laterally extending under a portion of the strained silicon layer.Type: GrantFiled: December 13, 2002Date of Patent: September 30, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Horng-Huei Tseng, Jyh-Chyurn Guo, Chenming Hu, Da-Chi Lin
-
Patent number: 6613644Abstract: A method for forming a dielectric zone in a region of a semiconductor substrate is described. A first trench and a second trench are formed in the region of the semiconductor substrate resulting in a web being formed between the first trench and the second trench. Afterward, a first dielectric layer is deposited in the first trench and the second trench. The web is subsequently removed, a third trench thereby being produced in the semiconductor substrate. Afterwards, a second dielectric layer is formed in the third trench. The first dielectric layer and the second dielectric layer together form a dielectric zone in the semiconductor substrate, on which it is advantageously possible to dispose components with substrate decoupling.Type: GrantFiled: August 22, 2001Date of Patent: September 2, 2003Assignee: Infineon Technologies AGInventor: Rudolf Lachner
-
Patent number: 6610581Abstract: There is disclosed a method of forming an isolation film in a semiconductor device, the method including the steps of: forming a silicon oxide film and a silicon nitride film in that order on a silicon substrate, using a resist pattern as a mask, etching the silicon nitride film and silicon oxide film, and forming trenches in the substrate. In the substrate, the respective trenches form a region in which isolation films are to be formed, and the region between the trenches forms an active region. In this case, each dimension is set so that a ratio W/t of width W to thickness t of the patterned silicon nitride film is 3.8 or more. Subsequently, by removing the resist pattern, subsequently using the silicon nitride film as the mask, and performing thermal oxidation at a temperature of 1050° C. to 1150° C. in an oxygen atmosphere, an isolation film is formed in the trench.Type: GrantFiled: June 1, 2000Date of Patent: August 26, 2003Assignee: Sanyo Electric Co., Ltd.Inventors: Yasuhiro Takeda, Hideaki Fujiwara
-
Patent number: 6610580Abstract: In a first aspect of the present invention, a flash memory array is disclosed. The flash memory array comprises a substrate comprising active regions, wherein the active regions are defined by a layer of nitride, the layer of nitride including a top surface. The flash memory array further comprises shallow trenches in the substrate, each of the shallow trenches including a layer of oxide, the layer of oxide having a top surface, wherein the top surface of the layer of oxide and the top surface of the layer of nitride are on substantially the same plane and channel areas wherein the occurrences of polyl stringers in the channel areas is substantially reduced. In a second aspect of the present invention, a method and system for fabricating a flash memory array is disclosed. The method comprises the steps of providing a layer of nitride over a substrate, forming trenches in the substrate and then growing a layer of oxide in the trenches. Finally, the layer of oxide is polished back.Type: GrantFiled: May 2, 2000Date of Patent: August 26, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Maria C. Chan, Hao Fang, Mark S. Chang, Mike Templeton
-
Patent number: 6605517Abstract: A method for reducing nitride residue from a silicon wafer during semiconductor fabrication. The wafer includes a nitride mask defining active regions and isolation regions wherein the isolation regions are formed by trenches. The method includes providing an optimized oxide deposition process in which a temperature gradient of a CVD chamber is improved by performing the following steps. First, at least one silicon wafer is placed into the chamber on a quartz boat having an increased slot size, preferably at least 6 mm. Second, the quartz boat is centered in approximately a center of the chamber so that the wafer is located in a center section of the chamber to avoid the temperature gradient at the ends of the chamber, such that when oxide gas is injected onto the wafer, an oxide layer having a substantially uniform thickness is formed on the wafer.Type: GrantFiled: May 15, 2002Date of Patent: August 12, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Jayendra D. Bhakta, Krishnashree Achuthan, Angela Hui
-
Publication number: 20030134485Abstract: A method of forming an isolation structure comprising forming n-type areas and/or p-type areas implanted respectively therein on a first surface of the substrate. A pad oxide film is grown on substrate first surface covering the p-wells and/or n-wells. A diffusion barrier(s) is deposited on the substrate first surface and a substrate second surface to form an encapsulated structure. The encapsulated structure is annealed to activate the n-type and/or p-type areas. A mask material is applied over the diffusion barrier on the substrate first surface to define active device areas and a dry etch process is used to etch away the unmasked portions of the diffusion barrier. The mask material is stripped and a field oxide is grown on the substrate first surface. A portion of the field oxide and all of the diffusion barrier is removed, resulting in active areas surrounded by a field isolation structure.Type: ApplicationFiled: February 26, 1999Publication date: July 17, 2003Inventors: PAI-HUNG PAN, NANSENG JENG
-
Patent number: 6593207Abstract: A method of forming a trench device isolation structure, wherein, after forming a trench in a predetermined area of a semiconductor substrate, a lower isolation pattern, an upper liner pattern, and an upper isolation pattern are sequentially formed to fill the trench. A lower device isolation layer is formed on an entire surface of the semiconductor substrate, and then etched to form the lower isolation pattern so that a top surface of the lower isolation pattern is lower than a top surface of the semiconductor substrate. An upper liner layer and an upper device isolation layer are formed on the entire surface of the semiconductor substrate including the lower isolation pattern, and then etched to form the upper liner pattern. As a result, the upper liner pattern covers the top surface of the lower isolation pattern and surrounds the bottom and the sidewall of the upper isolation pattern.Type: GrantFiled: April 15, 2002Date of Patent: July 15, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-Jin Hong, Jin-Hwa Heo