Quantum Well Patents (Class 257/14)
-
Patent number: 8436334Abstract: A multiple quantum well (MQW) structure for a light emitting diode and a method for fabricating a MQW structure for a light emitting diode are provided. The MQW structure comprises a plurality of quantum well structures, each quantum well structure comprising: a barrier layer; and a well layer having quantum dot nanostructures embedded therein formed on the barrier layer, the barrier and the well layer comprising a first metal-nitride based material; wherein at least one of the quantum well structures further comprises a capping layer formed on the well layer, the capping layer comprising a second metal-nitride based material having a different metal element compared to the first metal-nitride based material.Type: GrantFiled: October 12, 2007Date of Patent: May 7, 2013Assignee: Agency for Science, Technology and ResearchInventors: Chew Beng Soh, Soo Jin Chua, Wei Liu, Jing Hua Teng
-
Publication number: 20130099202Abstract: An (AlInGaN) based semiconductor device, including one or more (In,Al)GaN layers overlying a semi-polar or non-polar III-nitride substrate or buffer layer, wherein the substrate or buffer employs patterning to influence or control extended defect morphology in layers deposited on the substrate; and one or more (AlInGaN) device layers above and/or below the (In,Al)GaN layers.Type: ApplicationFiled: October 24, 2012Publication date: April 25, 2013Applicant: THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventor: The Regents of the University of California
-
Patent number: 8426845Abstract: An embodiment of the present invention improves the fabrication and operational characteristics of a type-II superlattice material. Layers of indium arsenide and gallium antimonide comprise the bulk of the superlattice structure. One or more layers of indium antimonide are added to unit cells of the superlattice to provide a further degree of freedom in the design for adjusting the effective bandgap energy of the superlattice. One or more layers of gallium arsenide are added to unit cells of the superlattice to counterbalance the crystal lattice strain forces introduced by the aforementioned indium antimonide layers.Type: GrantFiled: May 6, 2011Date of Patent: April 23, 2013Assignee: SVT Associates, Inc.Inventors: Yiqiao Chen, Peter Chow
-
Patent number: 8426320Abstract: The method for forming wavelike coherent nanostructures by irradiating a surface of a material by a homogeneous flow of ions is disclosed. The rate of coherency is increased by applying preliminary preprocessing steps.Type: GrantFiled: June 20, 2011Date of Patent: April 23, 2013Assignee: Wostec, Inc.Inventors: Valery K. Smirnov, Dmitry S. Kibalov
-
Patent number: 8426890Abstract: Stacking faults are reduced or eliminated by epitaxially growing a III-V compound semiconductor region in a trench followed by capping and annealing the region. The capping layer limits the escape of atoms from the region and enables the reduction or elimination of stacking faults along with the annealing.Type: GrantFiled: May 1, 2012Date of Patent: April 23, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Hsien Wu, Chih-Hsin Ko, Clement Hsingjen Wann
-
Patent number: 8426844Abstract: A light emitting device includes an active layer having quantum walls and quantum wells, a first conductive type semiconductor layer on one side of the active layer, a second conductive type semiconductor layer on the other side of the active layer, and an interfacial layer arranged between the active layer and the first conductive type semiconductor layer or between the active layer and the second conductive type semiconductor layer, wherein the interfacial layer includes barrier layers and basal layers provided between the barrier layers, wherein an energy bandgap of each of the barrier layers increases from the first conductive type semiconductor layer or the second conductive type semiconductor layer to an active layer direction linearly, and greatest energy bandgaps of the barrier layers are different from one another.Type: GrantFiled: July 8, 2011Date of Patent: April 23, 2013Assignee: LG Innotek Co., Ltd.Inventors: Yong Tae Moon, Yong Seon Song, Jong hak Won, Jeong Sik Lee, Jung Hun Jang
-
Patent number: 8421058Abstract: A light emitting diode structure and a method of forming a light emitting diode structure are provided. The structure includes a superlattice comprising, a first barrier layer; a first quantum well layer comprising a first metal-nitride based material formed on the first barrier layer; a second barrier layer formed on the first quantum well layer; and a second quantum well layer including the first metal-nitride based material formed on the second barrier layer; and wherein a difference between conduction band energy of the first quantum well layer and conduction band energy of the second quantum well layer is matched to a single or multiple longitudinal optical phonon energy for reducing electron kinetic energy in the superlattice.Type: GrantFiled: November 20, 2009Date of Patent: April 16, 2013Assignee: Agency for Science, Technology and ResearchInventors: Wei Liu, Chew Beng Soh, Soo Jin Chua, Jing Hua Teng
-
Patent number: 8415688Abstract: An organic light emitting diode display includes a first electrode and a second electrode, an organic emissive layer disposed between the first electrode and the second electrode, a first selective reflection layer disposed to receive light from the organic emissive layer, and a third transparent electrode, the first selective reflection layer being between the third transparent electrode and the organic emissive layer.Type: GrantFiled: November 15, 2010Date of Patent: April 9, 2013Assignee: Samsung Display Co., Ltd.Inventors: Hyung-Jun Song, Chang-Ho Lee, Hee-Joo Ko, Jin-Young Yun, Se-Jin Cho, Il-Soo Oh, Jong-Hyuk Lee
-
Patent number: 8416823Abstract: The invention provides a quantum well active region for an optoelectronic device. The quantum well active region includes barrier layers of high bandgap material. A quantum well of low bandgap material is between the barrier layers. Three-dimensional high bandgap barriers are in the quantum well. A preferred semiconductor laser of the invention includes a quantum well active region of the invention. Cladding layers are around the quantum well active region, as well as a waveguide structure.Type: GrantFiled: April 29, 2008Date of Patent: April 9, 2013Assignee: The Board of Trustees of the University of IllinoisInventors: James J. Coleman, Victor C. Elarde
-
Patent number: 8416026Abstract: A nanoscale serpentine ribbon is used to produce electromagnetic radiation by accelerating charge carriers as constrained along a serpentine path defined by the ribbon so that curve portions of the ribbon promote acceleration-induced emission of electromagnetic radiation by the charge carriers.Type: GrantFiled: February 16, 2011Date of Patent: April 9, 2013Assignee: Wisconsin Alumni Research FoundationInventors: Robert H. Blick, Max G. Lagally
-
Patent number: 8415761Abstract: Exemplary embodiments of the invention include a thermoelectric material having an aligned polarization field along a central axis of the material. Along the axis are a first atomic plane and a second atomic plane of substantially similar area. The planes define a first volume and form a single anisotropic crystal. The first volume has a first outer surface and a second outer surface opposite the first outer surface, with the outer surfaces defining the central axis passing through a bulk. The bulk polarization field is formed from a first electrical sheet charge and a second opposing electrical sheet charge, one on each atomic plane. The opposing sheet charges define a bulk polarization field aligned with the central axis, and the bulk polarization field causes asymmetric thermal and electrical conductivity through the first volume along the central axis.Type: GrantFiled: October 30, 2009Date of Patent: April 9, 2013Assignee: Carrier CorporationInventor: Joseph V. Mantese
-
Patent number: 8415655Abstract: The present disclosure relates to a semiconductor light-emitting device which includes: a light-emitting layer composed of an active layer and of barrier layers formed as superlattice layers and disposed on and under the active layer to relieve stresses applied to the active layer and reduce the sum of electric fields generated in the active layer by the spontaneous polarization and the piezoelectric effect; an N-type contact layer injecting electrons into the light-emitting layer; and a P-type contact layer disposed opposite to the N-type contact layer with respect to the light-emitting layer and injecting holes into the light-emitting layer, wherein the active layer contains InGaN, and the barrier layers are formed by alternately stacking of an AlGaN thin film and an InGaN thin film.Type: GrantFiled: August 12, 2009Date of Patent: April 9, 2013Assignee: Wooree E&L Co., Ltd.Inventors: Jung Tae Jang, Bun Hei Koo, Do Yeol Ahn, Seoung Hwan Park
-
Patent number: 8410523Abstract: Exemplary embodiments provide high-quality layered semiconductor devices and methods for their fabrication. The high-quality layered semiconductor device can be formed in planar with low defect densities and with strain relieved through a plurality of arrays of misfit dislocations formed at the interface of highly lattice-mismatched layers of the device. The high-quality layered semiconductor device can be formed using various materials systems and can be incorporated into various opto-electronic and electronic devices. In an exemplary embodiment, an emitter device can include monolithic quantum well (QW) lasers directly disposed on a SOI or silicon substrate for waveguide coupled integration. In another exemplary embodiment, a superlattice (SL) photodetector and its focal plane array can include a III-Sb active region formed over a large GaAs substrate using SLS technologies.Type: GrantFiled: December 10, 2008Date of Patent: April 2, 2013Inventors: Diana L. Huffaker, Larry R. Dawson, Ganesh Balakrishnan
-
Patent number: 8410473Abstract: A light emitting device includes: a first layer made of a semiconductor of a first conductivity type; a second layer made of a semiconductor of a second conductivity type; an active layer including a multiple quantum well provided between the first layer and the second layer, impurity concentration of the first conductivity type in each barrier layer of the multiple quantum well having a generally flat distribution or increasing toward the second layer, average of the impurity concentration in the barrier layer on the second layer side as viewed from each well layer of the multiple quantum well being equal to or greater than average of the impurity concentration in the barrier layer on the first layer side, and average of the impurity concentration in the barrier layer nearest to the second layer being higher than average of the impurity concentration in the barrier layer nearest to the first layer.Type: GrantFiled: November 8, 2011Date of Patent: April 2, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Akira Tanaka
-
Publication number: 20130075698Abstract: A semiconductor device includes a first semiconductor layer provided over a substrate; an electron transit layer contacting a top of the first semiconductor layer; and a second semiconductor layer contacting a top of the electron transit layer, wherein the electron transit layer has a dual quantum well layer having a structure where a first well layer, an intermediate barrier layer, and a second well layer are sequentially stacked, an energy of a conduction band of the intermediate barrier layer is lower than an energy of conduction band of the first semiconductor layer and the second semiconductor layer, and a ground level is generated in the first and second well layers, and a first excitation level is generated in the dual quantum well layer.Type: ApplicationFiled: September 25, 2012Publication date: March 28, 2013Applicants: National Institute of Information and Communications Technology, Fujitsu LimitedInventors: Fujitsu Limited, National Institute of Information and communicatio
-
Patent number: 8405102Abstract: Disclosed herein is a light emitting device. The light emitting device includes a support member and a light emitting structure on the support member and including a first conductive semiconductor layer, a second conductive semiconductor layer and an active layer interposed between the first and second conductive semiconductor layers, and the active layer includes at least one quantum well layer and at least one barrier layer, at least one potential barrier layer located between the first conductive semiconductor layer and a first quantum well layer, closest to the first conductive semiconductor layer, out of the at least one quantum well layer, and an undoped barrier layer formed between the at least one potential barrier layer and the first quantum well layer and having a thickness different from that of the at least one barrier layer. Thereby, brightness of the light emitting device is improved through effective diffusion of current.Type: GrantFiled: April 8, 2011Date of Patent: March 26, 2013Assignee: LG Innotek Co., Ltd.Inventors: Hosang Yoon, Sanghyun Lee, Jongpil Jeong, Seonho Lee
-
Patent number: 8405065Abstract: An LED semiconductor body includes a semiconductor layer sequence which comprises a quantum structure which is intended to produce radiation and comprises at least one quantum layer and at least one barrier layer, wherein the quantum layer and the barrier layer are strained with mutually opposite mathematical signs.Type: GrantFiled: July 27, 2007Date of Patent: March 26, 2013Assignee: OSRAM Opto Semiconductors GmbHInventors: Günther Grönninger, Christian Jung, Peter Heidborn, Alexander Behres
-
Patent number: 8405066Abstract: A nitride-based semiconductor light-emitting device having enhanced efficiency of carrier injection to a well layer is provided. The nitride-based semiconductor light-emitting device comprises a hexagonal gallium nitride-based semiconductor substrate 5, an n-type gallium nitride-based semiconductor region 7 disposed on the principal surface S1 of the substrate 5, a light-emitting layer 11 having a single-quantum-well structure disposed on the n-type gallium nitride-based semiconductor region 7, and a p-type gallium nitride-based semiconductor region 19 disposed on the light-emitting layer 11. The light-emitting layer 11 is disposed between the n-type gallium nitride-based semiconductor region 7 and the p-type gallium nitride-based semiconductor region 19. The light-emitting layer 11 includes a well layer 15 and barrier layers 13 and 17. The well layer 15 comprises InGaN.Type: GrantFiled: June 14, 2010Date of Patent: March 26, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Takashi Kyono, Yohei Enya, Yusuke Yoshizumi, Katsushi Akita, Takamichi Sumitomo, Masaki Ueno
-
Publication number: 20130069039Abstract: A virtual substrate structure includes a crystalline silicon substrate with a first layer of III-N grown on the silicon substrate. Ge clusters or quantum dots are grown on the first layer of III-N and a second layer of III-N is grown on the Ge clusters or quantum dots and any portions of the first layer of III-N exposed between the Ge clusters or quantum dots. Additional alternating Ge clusters or quantum dots and layers of III-N are grown on the second layer of III-N forming an upper surface of III-N. Generally, the additional alternating layers of Ge clusters or quantum dots and layers of III-N are continued until dislocations in the III-N adjacent the upper surface are substantially eliminated.Type: ApplicationFiled: September 19, 2011Publication date: March 21, 2013Inventors: Erdem Arkun, Andrew Clark
-
Patent number: 8395141Abstract: Semiconductor emitting devices that offset stresses applied to a quantum well region and reduce internal fields due to spontaneous and piezoelectric polarizations are disclosed. In one embodiment, a semiconductor emitting device includes a quantum well region comprising an active layer that emits light and at least one barrier layer disposed adjacent the active layer, a means for impressing an electric field across the quantum well region to inject carriers into the quantum well region, and a means for impressing an offset electric field across the quantum well region to offset the polarization field formed in the quantum well region.Type: GrantFiled: July 6, 2009Date of Patent: March 12, 2013Assignee: University of Seoul Industry Cooperation FoundationInventor: Doyeol Ahn
-
Publication number: 20130056707Abstract: In the nitride semiconductor device of the present invention, an active layer 12 is sandwiched between a p-type nitride semiconductor layer 11 and an n-type nitride semiconductor layer 13. The active layer 12 has, at least, a barrier layer 2a having an n-type impurity, a well layer 1a made of a nitride semiconductor that includes In and a barrier layer 2c that has a p-type impurity, or that has been grown without being doped. An appropriate injection of carriers into the active layer 12 becomes possible by arranging the barrier layer 2c nearest to the p-type layer side.Type: ApplicationFiled: October 24, 2012Publication date: March 7, 2013Applicant: NICHIA CORPORATIONInventor: Nichia Corporation
-
Patent number: 8390004Abstract: A light-emitting structure includes a p-doped region for injecting holes and an n-doped region for injecting electrons. At least one InGaN quantum well of a first type and at least one InGaN quantum well of a second type are arranged between the n-doped region and the p-doped region. The InGaN quantum well of the second type has a higher indium content than the InGaN quantum well of the first type.Type: GrantFiled: August 25, 2008Date of Patent: March 5, 2013Assignee: OSRAM Opto Semiconductors GmbHInventors: Adrian Stefan Avramescu, Hans-Juergen Lugauer, Matthias Peter, Stephan Miller
-
Publication number: 20130049569Abstract: Wavelength converters, including polarization-enhanced carrier capture converters, for solid state lighting devices, and associated systems and methods are disclosed. A solid state radiative semiconductor structure in accordance with a particular embodiment includes a first region having a first value of a material characteristic and being positioned to receive radiation at a first wavelength. The structure can further include a second region positioned adjacent to the first region to emit radiation at a second wavelength different than the first wavelength. The second region has a second value of the material characteristic that is different than the first value, with the first and second values of the characteristic forming a potential gradient to drive electrons, holes, or both electrons and holes in the radiative structure from the first region to the second region. In a further particular embodiment, the material characteristic includes material polarization.Type: ApplicationFiled: August 23, 2011Publication date: February 28, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Martin F. Schubert, Vladimir Odnoblyudov
-
Patent number: 8384064Abstract: An electroluminescent device comprising a pair of electrodes, and an electroluminescent layer containing at least a luminescent layer, situated between the electrodes. The luminescent layer has a matrix material containing at least one organic compound, and quantum dots whose surfaces are protected by a protective material and that are dispersed in the matrix material. The protective material contains a first protective material. The absolute value of the ionization potential Ip(h), the absolute value of the electron affinity Ea(h), and the band gap Eg(h) of the first protective material, the absolute value of the ionization potential Ip(m), the absolute value of the electron affinity Ea(m), and the band gap Eg(m) of the organic compound, and the band gap Eg(q) of the quantum dots fulfill all of the conditions (A) to (C): (A) Ip(h)<Ip(m)+0.1 eV, (B) Ea(h)>Ea(m)?0.1 eV, and (C) Eg(q)<Eg(h)<Eg(m).Type: GrantFiled: September 26, 2008Date of Patent: February 26, 2013Assignee: Dai Nippon Printing Co., Ltd.Inventors: Tomonori Akai, Yasuhiro Iizumi
-
Patent number: 8384075Abstract: A thin film transistor includes a multi-coaxial silicon nanowire unit including a plurality of coaxial silicon nanowires on a substrate, the multi-coaxial silicon nanowire unit including a central portion and end portions of the central portion; a gate electrode on the central portion; and a source electrode and a drain electrode on the respective end portions, respectively, so as to electrically connect to the multi-coaxial silicon nanowire unit.Type: GrantFiled: June 13, 2012Date of Patent: February 26, 2013Assignee: LG Display Co., Ltd.Inventors: Gee-Sung Chae, Mi-Kyung Park
-
Patent number: 8378333Abstract: An apparatus, system, and method are provided for a lateral two-terminal nanotube device configured to capture and generate energy, to store electrical energy, and to integrate these functions with power management circuitry. The lateral nanotube device can include a substrate, an anodic oxide material disposed on the substrate, and a column disposed in the anodic oxide material extending from one distal end of the anodic oxide material to another end of the anodic oxide material. The lateral nanotube device further can include a first material disposed within the column, and a second material disposed within the column. The first material fills a distal end of the column and gradiently decreases towards another distal end of the column along inner walls of the column. The second material fills the another distal end of the column and gradiently decreases towards the distal end of the column within the first material.Type: GrantFiled: September 26, 2008Date of Patent: February 19, 2013Assignee: University of MarylandInventors: Parag Banerjee, Sang Bok Lee, Israel Perez, Erin Robertson, Gary W. Rubloff
-
Patent number: 8378334Abstract: Embodiments of the invention relate to apparatus, system and method for use of a memory cell having improved power consumption characteristics, using a low-bandgap material quantum well structure together with a floating body cell.Type: GrantFiled: March 22, 2011Date of Patent: February 19, 2013Assignee: Intel CorporationInventors: Titash Rakshit, Gilbert Dewey, Ravi Pillarisetty
-
Publication number: 20130039116Abstract: A bit cell of the PROM-device comprises a carbon nanotube having a tilted portion comprising a free end and a fixed portion which is to the reference node. The carbon nanotube comprises a structural defect between the fixed and the tilted portion which causes the carbon nanotube to tilt such that the free end is electrically connected to either the storage electrode or an opposite release electrode.Type: ApplicationFiled: July 24, 2012Publication date: February 14, 2013Inventors: Holger Kropp, Meinolf Blawat
-
Patent number: 8373153Abstract: Implementations of quantum well photodetectors are provided. In one embodiment, a quantum structure includes a first barrier layer, a well layer located on the first barrier layer, and a second barrier layer located on the well layer. A metal layer is located adjacent to the quantum structure.Type: GrantFiled: May 26, 2009Date of Patent: February 12, 2013Assignee: University of Seoul Industry Cooperation FoundationInventor: Doyeol Ahn
-
Patent number: 8373156Abstract: Provided is a biological component detection device with which a biological component can be detected at high sensitivity by using an InP-based photodiode in which a dark current is reduced without using a cooling mechanism and the sensitivity is extended to a wavelength of 1.8 ?m or more. An absorption layer 3 has a multiple quantum well structure composed of group III-V semiconductors, a pn-junction 15 is formed by selectively diffusing an impurity element in the absorption layer, and the concentration of the impurity element in the absorption layer is 5×1016/cm3 or less, the diffusion concentration distribution control layer has an n-type impurity concentration of 2×1015/cm3 or less before the diffusion, the diffusion concentration distribution control layer having a portion adjacent to the absorption layer, the portion having a low impurity concentration.Type: GrantFiled: July 30, 2009Date of Patent: February 12, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Youichi Nagai, Yasuhiro Iguchi
-
Publication number: 20130032780Abstract: A photodiode and the like capable of preventing the responsivity on the short wavelength side from deteriorating while totally improving the responsivity in a type II MQW structure, is provided. The photodiode is formed on a group III-V compound semiconductor substrate 1, and includes a pixel P. The photodiode includes an absorption layer 3 of a type II MQW structure, which is located on the substrate 1. The MQW structure includes fifty or more pairs of two different types of group III-V compound semiconductor layers 3a and 3b. The thickness of one of the two different types of group III-V compound semiconductor layers, which layer 3a has a higher potential of a valence band, is thinner than the thickness of the other layer 3b.Type: ApplicationFiled: September 28, 2011Publication date: February 7, 2013Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Kei Fujii, Takashi Ishizuka, Katsushi Akita, Yasuhiro Iguchi, Hiroshi Inada, Youichi Nagai
-
Patent number: 8367450Abstract: A light emitting system is disclosed. The system comprises an active region having a stack of bilayer quantum well structures separated from each other by barrier layers. Each bilayer quantum well structure is formed of a first layer made of a first semiconductor alloy for electron confinement and a second layer made of a second semiconductor alloy for hole confinement, wherein a thickness and composition of each layer is such that a characteristic hole confinement energy of the bilayer quantum well structure is at least 200 meV.Type: GrantFiled: February 21, 2011Date of Patent: February 5, 2013Assignee: Technion Research & Development Foundation Ltd.Inventors: Gad Bahir, Dan Fekete, Asaf Albo
-
Patent number: 8368050Abstract: Embodiments of the present invention are directed to light-emitting diodes. In one embodiment of the present invention, a light-emitting diode comprises at least one quantum well sandwiched between a first intrinsic semiconductor layer and a second semiconductor layer. An n-type heterostructure is disposed on a surface of the first intrinsic semiconductor layer, and a p-type heterostructure is disposed on a surface of the second intrinsic semiconductor layer opposite the n-type semiconductor heterostructure. The diode also includes a metal structure disposed on a surface of the light-emitting diode. Surface plasmon polaritons formed along the interface between the metal-structure and the light-emitting diode surface extend into the at least one quantum well increasing the spontaneous emission rate of the transverse magnetic field component of electromagnetic radiation emitted from the at least one quantum well.Type: GrantFiled: January 30, 2008Date of Patent: February 5, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: David A. Fattal, Michael Renne Ty Tan
-
Patent number: 8368046Abstract: A light-emitting element includes a n-type silicon oxide film and a p-type silicon nitride film. The n-type silicon oxide film and the p-type silicon nitride film formed on the n-type silicon oxide film form a p-n junction. The n-type silicon oxide film includes a plurality of quantum dots composed of n-type Si while the p-type silicon nitride film includes a plurality of quantum dots composed of p-type Si. Light emission occurs from the boundary between the n-type silicon oxide film and the p-type silicon nitride film by injecting electrons from the n-type silicon oxide film side and holes from the p-type silicon nitride film side.Type: GrantFiled: February 17, 2009Date of Patent: February 5, 2013Assignee: Hiroshima UniversityInventor: Shin Yokoyama
-
Patent number: 8368045Abstract: The infrared photodetector includes a contact layer formed over a semiconductor substrate 10, a quantum dot stack 24 formed on the contact layer 12 and including intermediate layers 22 and quantum dots 20 which are alternately stacked, and a contact layer 26 formed on the quantum dot stack 24. One of the plurality of intermediate layers, which is in contact with the contact layer, has an n-type impurity doped region 16 formed on a side nearer the interface with the contact layer 12.Type: GrantFiled: January 28, 2008Date of Patent: February 5, 2013Assignee: Fujitsu LimitedInventor: Yusuke Matsukura
-
Patent number: 8367452Abstract: An infrared detector including a reflection portion which transmits far- and middle-infrared rays and which reflects near-infrared and visible rays; a photo-current generating portion having a plurality of layered quantum dot structures in each of which electrons are excited by the far- and middle-infrared rays having passed through the reflection portion so as to generate photo-current; a light emitting portion having a plurality of layered quantum well structures into each of which electrons of the photo-current generated by the photo-current generating portion are injected and in each of which the electrons thus injected thereinto are recombined with holes so as to emit near-infrared and visible rays; and a photo-detecting portion which detects the near -infrared and visible rays emitted from the light emitting portion and which detects the near-infrared and visible rays emitted from the light emitting portion and then reflected by the reflection portion.Type: GrantFiled: May 3, 2010Date of Patent: February 5, 2013Assignees: Mitsubishi Heavy Industries, Ltd., National University Corporation Nagoya UniversityInventors: Fumihito Soma, Yoshikatsu Kuroda, Kazunori Masukawa, Masahiro Kato, Masahito Yamaguchi
-
Publication number: 20130026445Abstract: An optoelectronic device and method for fabricating optoelectronic device, comprising: forming a quantum dot layer on a substrate including at least one electronically conductive layer, including a plurality of quantum dots which have organic capping layers; and removing organic capping layers from the quantum dots of the quantum dot layer by physically treating the quantum dot layer, the physical treatment including both thermal treatment and plasma processing.Type: ApplicationFiled: July 26, 2011Publication date: January 31, 2013Inventor: Farzad PARSAPOUR
-
Patent number: 8362458Abstract: A nitride semiconductor LED device including an N-type doped layer, an active layer and a P-type doped layer is provided. The active layer is disposed on the N-type doped layer and includes at least one quantum well structure. The quantum well structure includes two quantum barrier layers and a quantum well sandwiched between the quantum barrier layers. The quantum barrier layer is a super-lattice structure including a quaternary nitride semiconductor. The P-type doped layer is disposed on the active layer.Type: GrantFiled: December 27, 2010Date of Patent: January 29, 2013Assignee: Industrial Technology Research InstituteInventors: Ren-Hao Jiang, Chih-Wei Hu
-
Patent number: 8362461Abstract: An apparatus includes a primary planar quantum well and a planar distribution of dopant atoms. The primary planar quantum well is formed by a lower barrier layer, a central well layer on the lower barrier layer, and an upper barrier layer on the central well layer. Each of the layers is a semiconductor layer. One of the barrier layers has a secondary planar quantum well and is located between the planar distribution of dopant atoms and the central well layer. The primary planar quantum well may be undoped or substantially undoped, e.g., intrinsic semiconductor.Type: GrantFiled: May 28, 2010Date of Patent: January 29, 2013Assignee: Alcatel LucentInventors: Kirk William Baldwin, Loren N. Pfeiffer, Kenneth William West
-
Publication number: 20130022072Abstract: Photonic integrated circuits on silicon are disclosed. By bonding a wafer of III-V material as an active region to silicon and removing the substrate, the lasers, amplifiers, modulators, and other devices can be processed using standard photolithographic techniques on the silicon substrate. The coupling between the silicon waveguide and the III-V gain region allows for integration of low threshold lasers, tunable lasers, and other photonic integrated circuits with Complimentary Metal Oxide Semiconductor (CMOS) integrated circuits.Type: ApplicationFiled: January 27, 2012Publication date: January 24, 2013Applicant: THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventor: John Edward Bowers
-
Patent number: 8357925Abstract: A high-power and high-efficiency light emitting device with emission wavelength (?peak) ranging from 280 nm to 360 nm is fabricated. The new device structure uses non-polar or semi-polar AlInN and AlInGaN alloys grown on a non-polar or semi-polar bulk GaN substrate.Type: GrantFiled: November 21, 2011Date of Patent: January 22, 2013Assignee: The Regents of the University of CaliforniaInventors: Roy B. Chung, Zhen Chen, James S. Speck, Steven P. DenBaars, Shuji Nakamura
-
Patent number: 8357926Abstract: A gain-clamped semiconductor optical amplifier comprises: at least one first surface; at least one second surface, each second surface facing and electrically isolated from a respective first surface; a plurality of nanowires connecting each opposing pair of the first and second surfaces in a bridging configuration; and a signal waveguide overlapping the nanowires such that an optical signal traveling along the signal waveguide is amplified by energy provided by electrical excitation of the nanowires.Type: GrantFiled: June 1, 2012Date of Patent: January 22, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Shih-Yuan Wang, M. Saif Islam, Philip J. Kuekes, Nobuhiko Kobayashi
-
Patent number: 8355606Abstract: Electrical control of the emitter of a coupled quantum emitter-resonant cavity structure is provided. Electrodes are disposed near a semiconductor quantum dot coupled to a semiconductor optical cavity such that varying an applied bias at the electrodes alters an electric field at the quantum dot. Optical input and output ports are coupled to the cavity, and an optical response of the device relates light emitted from the output port to light provided to the input port. Altering the applied bias at the electrodes is capable of altering the optical response. Preferably, the closest electrode to the cavity is disposed between or away from angular lobes of the cavity mode, to reduce loss caused by the proximity of electrode to cavity. The present approach is applicable to both waveguide-coupled devices and non-waveguide devices.Type: GrantFiled: November 12, 2009Date of Patent: January 15, 2013Assignee: The Board of Trustees of the Leland Stanford Junior UniversityInventors: Dirk Englund, Andrei Faraon, Jelena Vuckovic, Ilya Fushman
-
Patent number: 8350249Abstract: A semiconductor device, such as an LED, includes a plurality of first conductivity type semiconductor nanowire cores located over a support, a continuous second conductivity type semiconductor layer extending over and around the cores, a plurality of interstitial voids located in the second conductivity type semiconductor layer and extending between the cores, and first electrode layer that contacts the second conductivity type semiconductor layer and extends into the interstitial voids.Type: GrantFiled: September 26, 2011Date of Patent: January 8, 2013Assignee: GLO ABInventor: Patrik Svensson
-
Publication number: 20120326122Abstract: Provided are an epitaxial wafer, a photodiode, and the like that include an antimony-containing layer and can be efficiently produced such that protruding surface defects causing a decrease in the yield can be reduced and impurity contamination causing degradation of the performance can be suppressed. The production method includes a step of growing an antimony (Sb)-containing layer on a substrate 1 by metal-organic vapor phase epitaxy using only metal-organic sources; and a step of growing, on the antimony-containing layer, an antimony-free layer including a window layer 5, wherein, from the growth of the antimony-containing layer to completion of the growth of the window layer, the growth is performed at a growth temperature of 425° C. or more and 525° C. or less.Type: ApplicationFiled: October 3, 2011Publication date: December 27, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Kei Fujii, Katsushi Akita, Takashi Ishizuka
-
Patent number: 8340145Abstract: A microwave circuit includes at least one inductive portion and at least one capacitive portion and having a resonance frequency, the microwave circuit including a material which acts as a dielectric for the capacitive portion, characterized in that the material acting as a dielectric includes an active region that is an electrically pumped semiconductor heterostructure having at least two energy levels whose energy separation is close to the resonance frequency of the microwave circuit.Type: GrantFiled: May 31, 2010Date of Patent: December 25, 2012Assignee: ETH ZurichInventors: Christoph Walther, Jerome Faist, Giacomo Scalari, Maria Amanti, Mattias Beck, Markus Geiser
-
Patent number: 8338200Abstract: A method of fabricating a frontside-illuminated inverted quantum well infrared photodetector may include providing a quantum well wafer having a bulk substrate layer and a quantum material layer, wherein the quantum material layer includes a plurality of alternating quantum well layers and barrier layers epitaxially grown on the bulk substrate layer. The method further includes applying at least one frontside common electrical contact to a frontside of the quantum well wafer, bonding a transparent substrate to the frontside of the quantum well wafer, thinning the bulk substrate layer of the quantum well wafer, and etching the quantum material layer to form quantum well facets that define at least one pyramidal quantum well stack. A backside electrical contact may be applied to the pyramidal quantum well stack. In one embodiment, a plurality of quantum well stacks is bonded to a read-out integrated circuit of a focal plane array.Type: GrantFiled: February 2, 2011Date of Patent: December 25, 2012Assignee: L-3 Communications Cincinnati Electronics CorporationInventors: David Forrai, Darrel Endres, Robert Jones, Michael James Garter
-
Publication number: 20120313078Abstract: Disclosed is a semiconductor device (10) which comprises a glass substrate (12), a lower electrode layer (14), an n-type doped polycrystalline silicon semiconductor layer (16), a low-temperature insulating film (20) in which openings (22, 23) that serve as nuclei for growth of a nanowire (32) are formed, the nanowire (32) that is grown over the low-temperature insulating film (20) and has a core-shell structure, an insulating layer (50) that surrounds the nanowire (32), and an upper electrode layer (52). The nanowire (32) comprises an n-type GaAs core layer and a p-type GaAs shell layer. Alternatively, the nanowire can be formed as a nanowire having a quantum well structure, and InAs that can allow reduction of the process temperature can be used for the nanowire.Type: ApplicationFiled: February 23, 2011Publication date: December 13, 2012Inventors: Takashi Fukui, Katsuhiro Tomioka, Junichi Motohisa, Shinjiroh Hara
-
Patent number: 8330141Abstract: A light-emitting device includes an n-type silicon thin film (2), a silicon thin film (3), and a p-type silicon thin film (4). The silicon thin film (3) is formed on the n-type silicon thin film (2) and the p-type silicon thin film (4) is formed on the silicon thin film (3). The n-type silicon thin film (2), the silicon thin film (3), and the p-type silicon thin film (4) form a pin junction. The n-type silicon thin film (2) includes a plurality of quantum dots (21) composed of n-type Si. The silicon thin film (3) includes a plurality of quantum dots (31) composed of p-type Si. The p-type silicon thin film (4) includes a plurality of quantum dots (41) composed of p-type Si. Electrons are injected from the n-type silicon thin film (2) side and holes are injected from the p-type silicon thin film (4) side, whereby light is emitted at a silicon nitride film (3).Type: GrantFiled: September 20, 2011Date of Patent: December 11, 2012Assignee: Hiroshima UniversityInventors: Shin Yokoyama, Yoshiteru Amemiya
-
Patent number: 8330142Abstract: A quantum dot light emitting device includes; a substrate, a first electrode disposed on the substrate, a second electrode disposed substantially opposite to the first electrode, a first charge transport layer disposed between the first electrode and the second electrode, a quantum dot light emitting layer disposed between the first charge transport layer and one of the first electrode and the second electrode, and at least one quantum dot including layer disposed between the quantum dot light emitting layer and the first charge transport layer, wherein the at least one quantum dot including layer has an energy band level different from an energy band level of the quantum dot light emitting layer.Type: GrantFiled: February 19, 2010Date of Patent: December 11, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-sang Cho, Byoung-lyong Choi, Eun-kyung Lee, Tae-ho Kim, Sang-jin Lee