Abstract: A method is disclosed for reducing the effects of buckling, also referred to as cracking or wrinkling in multilayer heterostructures. The present method involves forming a planarization layer superjacent a semiconductor substrate. A barrier film having a structural integrity is formed superjacent the planarization layer. A second layer is formed superjacent the barrier film. The substrate is heated sufficiently to cause the planarization layer to expand according to a first thermal coefficient of expansion, the second layer to expand according to a second thermal coefficient of expansion, and the structural integrity of the barrier film to be maintained. This results in the barrier film isolating the planarization layer from the second layer, thereby preventing the planarization layer and the second layer from interacting during the heating step.
Type:
Grant
Filed:
February 9, 2004
Date of Patent:
February 3, 2009
Assignee:
Micron Technology, Inc.
Inventors:
Trung T. Doan, Randhir P. S. Thakur, Yauh-Ching Liu
Abstract: In a ceramic circuit board 1 prepared by integrally joining a circuit layer 4 composed of a clad member including a circuit plate 2 made of an Al plate and an Al—Si brazing material layer 3 to a ceramic substrate 6, a surface of the clad member adjacent to the Al—Si brazing material layer 3 is joined to the ceramic substrate 6 with an Al alloy film 5 therebetween, the Al alloy film 5 having a thickness of less than 1 ?m and being provided on the surface of the ceramic substrate 6. According to this structure, a ceramic circuit board in which the generation of voids in the joint interface can be effectively suppressed, the joint strength of the metal member serving as the circuit layer can be increased, and the heat resistance cycle characteristics can be drastically improved, and a method for producing the same can be provided.
Abstract: Semiconductor structure including a first rigid dielectric layer and a second rigid dielectric layer. A first non-rigid low-k dielectric layer is formed between the first and second rigid dielectric layer. A plurality of dummy fill shapes is formed in the first non-rigid layer which replace portions of the first non-rigid low-k dielectric layer with lower coefficient of thermal expansion (CTE) metal such that an overall CTE of the first non-rigid low-k dielectric layer and the plurality of dummy fill shapes matches a CTE of the first and second rigid dielectric layers more closely than that of the first non-rigid low-k dielectric layer alone.
Type:
Grant
Filed:
January 12, 2006
Date of Patent:
January 20, 2009
Assignee:
International Business Machines Corporation
Abstract: Techniques for an integrated circuit device are provided. The integrated circuit device includes a semiconductor substrate, an integrated circuit, a dielectric layer, and a sealing structure. The sealing structure surrounds the integrated circuit and is disposed within the dielectric layer to prevent damage to the integrated circuit. The sealing structure includes a plurality of metal traces organized in vertical layers and a plurality of vias. Each via of the plurality of vias couples at least two metal traces of the plurality of metal traces from adjacent vertical layers. Each via of the plurality of vias contacts at least two orthogonal surfaces of a lower metal trace of the at least two metal traces. The plurality of metal traces and plurality of vias form a continuous boundary.
Type:
Grant
Filed:
December 15, 2006
Date of Patent:
January 20, 2009
Assignee:
Semiconductor Manufacturing International (Shanghai) Corporation
Abstract: A method of printing an electrode component is disclosed. The method can include steps of electrostatically printing a polymer onto a substrate, where at least a portion of the printing occurs while the polymer is in a first conductive state, and altering the polymer to a second conductive state that is more conductive than the first conductive state, thereby forming the electronic component.
Type:
Grant
Filed:
June 7, 2005
Date of Patent:
January 13, 2009
Assignee:
Hewlett-Packard Development Company, L.P.
Abstract: A method for in-line monitoring of via/contact etching process based on a test structure is described. The test structure is comprised of via/contact holes of different sizes and densities in a layout such that, for a certain process, the microloading or RIE lag induced non-uniform etch rate produce under-etch in some regions and over-etch in others. A scanning electron microscope is used to distinguish these etching differences in voltage contrast images. Image processing and simple calibration convert these voltage contrast images into a “fingerprint” image characterizing the etching process in terms of thickness over-etched or under-etched. Tolerance of shifting or deformation of this image can be set for validating the process uniformity. This image can also be used as a measure to monitor long-term process parameter shifting, as well as wafer-to-wafer or lot-to-lot variations.
Type:
Grant
Filed:
June 13, 2006
Date of Patent:
January 6, 2009
Assignee:
Hermes-Microvision, Inc.
Inventors:
Yan Zhao, Chang-Chun Yeh, Zhong-Wei Chen, Jack Jau
Abstract: A method for fabricating a conductive layer is provided. First, a substrate is provided and a patterned adhesion layer is formed on the substrate. Next, a chemical plating process is performed to form a first metal layer on the patterned adhesion layer by placing the substrate in an electroplating solution and the electroplating solution is shocked. Thereafter, a second metal layer is formed on the first metal layer by performing a plating process.
Type:
Grant
Filed:
June 12, 2007
Date of Patent:
January 6, 2009
Assignee:
Chunghwa Picture Tubes, Ltd.
Inventors:
Hsien-Kun Chiu, Chin-Chuan Lai, Yi-Pen Lin, Shu-Chen Yang
Abstract: A semiconductor package comprises a substrate that has a first protruding interconnect and a semiconductor die that has a second protruding interconnect that faces the first protruding interconnect. The package further comprises a spacer provided between the substrate and the die, wherein the spacer comprises a hole filled with liquid metal to couple the first protruding interconnect to the second protruding interconnect.
Type:
Application
Filed:
June 29, 2007
Publication date:
January 1, 2009
Inventors:
Surinder Tuli, Wayne Mulholland, Song-Hua Shi, Ioan Sauciuc, Patricia Brusso, Jacinta Aman Lim
Abstract: Disclosed are embodiments of a semiconductor structure with a partially self-aligned contact in lower portion of the contact is enlarged to reduce resistance without impacting device yield. Additionally, the structure optionally incorporates a thick middle-of-the-line (MOL) nitride stress film to enhance carrier mobility. Embodiments of the method of forming the structure comprise forming a sacrificial section in the intended location of the contact. This section is patterned so that it is self-aligned to the gate electrodes and only occupies space that is intended for the future contact. Dielectric layer(s) (e.g., an optional stress layer followed by an interlayer dielectric) may be deposited once the sacrificial section is in place. Conventional contact lithography is used to etch a contact hole through the dielectric layer(s) to the sacrificial section. The sacrificial section is then selectively removed to form a cavity and the contact is formed in the cavity and contact hole.
Type:
Application
Filed:
August 20, 2008
Publication date:
December 18, 2008
Applicant:
International Business Machines Corporation
Abstract: An inter-layer dielectric structure and method of making such structure are disclosed. A composite dielectric layer comprising a porous matrix, as well as a porogen in certain variations, is formed adjacent a sacrificial dielectric layer. Subsequent to other processing treatments, a portion of the sacrificial dielectric layer is decomposed and removed through a portion of the porous matrix using supercritical carbon dioxide leaving voids in positions previously occupied by portions of the sacrificial dielectric layer. The resultant structure has a desirably low k value as a result of the voids and materials comprising the porous matrix and other structures. The composite dielectric layer may be used in concert with other dielectric layers of varying porosity, dimensions, and material properties to provide varied mechanical and electrical performance profiles.
Abstract: A sulfur-containing detergent composition for cleaning a semiconductor device having an aluminum wire, wherein the sulfur-containing detergent composition is capable of forming a protective film containing a sulfur atom on a surface of an aluminum film in a protective film-forming test; a semiconductor device comprising a protective film containing a sulfur atom on a surface of an aluminum wire, wherein sulfur atom is contained within a region of at least 5 nm in its thickness direction from the surface of the protective film; and method for manufacturing a semiconductor device, comprising the step of contacting an aluminum wire of the semiconductor device with the sulfur-containing detergent composition as defined above, thereby forming a sulfur-containing protective film on the surface of the aluminum wire. The semiconductor device can be suitably used in the manufacture of electronic parts such as LCD, memory and CPU.
Abstract: A reliable semiconductor device having a multilayer wiring structure formed of copper as a main component material, which constrains occurrence of voids caused by stress migration. In the multilayer wiring structure, a first insulation layer having a high barrier property and a compression stress, and making contact with the upper surface of a first wiring made of copper as a main component material, a second insulation film having a tensile stress, and a third insulation film having a dielectric constant which is lower than those of the first and second insulation film, are laminated one upon another in the mentioned order as viewed the bottom thereof, and a via hole is formed piercing through the first insulation film, the second insulation film and the third insulation film, making contact with the first wiring.
Abstract: Disclosed is a method of forming a substrate having islands of diamond (or other material, such as diamond-like carbon), as well as integrated circuit devices formed from such a substrate. A diamond island can form part of the thermal solution for an integrated circuit formed on the substrate, and the diamond island can also provide part of a stress engineering solution to improve performance of the integrated circuit. Other embodiments are described and claimed.
Abstract: A method for forming a self aligned pattern on an existing pattern on a substrate comprising applying a coating of a solution containing a masking material in a carrier, the masking material having an affinity for portions of the existing pattern; and allowing at least a portion of the masking material to preferentially assemble to the portions of the existing pattern. The pattern may be comprised of a first set of regions of the substrate having a first atomic composition and a second set of regions of the substrate having a second atomic composition different from the first composition. The first set of regions may include one or more metal elements and the second set of regions may include a dielectric. The first and second regions may be treated to have different surface properties. Structures made in accordance with the method. Compositions useful for practicing the method.
Type:
Application
Filed:
June 30, 2008
Publication date:
October 30, 2008
Inventors:
Matthew E. Colburn, Stephen M. Gates, Jeffrey C. Hedrick, Elbert Huang, Satyanarayana V. Nitta, Sampath Purushothaman, Muthumanickam Sankarapandian
Abstract: A titanium layer is formed on a substrate with chemical vapor deposition (CVD). First, a seed layer is formed on the substrate by combining a first precursor with a reducing agent by CVD. Then, the titanium layer is formed on the substrate by combining a second precursor with the seed layer by CVD. The titanium layer is used to form contacts to active areas of substrate and for the formation of interlevel vias.
Type:
Grant
Filed:
June 7, 2005
Date of Patent:
October 28, 2008
Assignee:
Micron Technology, Inc.
Inventors:
Gurtej Singh Sandhu, Donald L. Westmoreland
Abstract: The invention relates to a semiconductor device with conductor tracks between a semiconductor chip and a circuit carrier, and to a method for producing the same. The conductor tracks extend from contact areas on the top side of the semiconductor chip to contact pads on the circuit carrier. The conductor tracks include an electrically conductive polymer in the semiconductor device.
Type:
Grant
Filed:
August 3, 2006
Date of Patent:
October 28, 2008
Assignee:
Infineon Technologies AG
Inventors:
Michael Bauer, Alfred Haimerl, Angela Kessler, Joachim Mahler, Wolfgang Schober
Abstract: The present invention provides an image display device, by which it is possible to prevent dielectric breakdown between a bottom electrode and a top electrode (top electrode bus line), which make up thin-film type electron sources, and which is free of display defect and has longer service life. On a cathode substrate 10, a bottom electrode 11, a tunneling insulator 12, and a top electrode 13 are prepared. On a lower layer of the top electrode 13, a top electrode bus line 16 is formed, and the top electrode 13 is reliably connected to the top electrode bus line 16 via a contact electrode 15. A field insulator 12A, a lower layer 14a of the interlayer insulator deposited by sputtering and an upper layer 14b of the interlayer insulator are laminated between the top electrode 13 and the contact electrode and the bottom electrode 11, and the bottom electrode 11 is insulated from the top electrode 13 (top electrode bus line 16).
Abstract: A conventional semiconductor device has a problem that reduction of a connection resistance value between wiring layers is difficult because of an oxide film formed between the wiring layers. In a semiconductor device of this invention, a first metal layer is embeded in opening regions which connect a first wiring layer and a second wiring layer and an opening is formed in a spin coated resin film formed on the first metal layer. In the opening, a Cr layer forming a plating metal layer and a Cu plated layer are connected to each other. With this structure, the spaces among crystal grains in portions in the Cr layer on the first metal layer are wide, which causes the portions to be coarse. In the coarse portions in the Cr layer, an alloy layer formed of the second metal layer and the Cu plated layer is formed, and thus, the connection resistance value is reduced.
Type:
Application
Filed:
April 16, 2008
Publication date:
October 23, 2008
Applicants:
SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.
Abstract: The present invention provides an enhanced interconnect structure with improved reliability. The inventive interconnect structure has enhanced mechanical strength of via contacts provided by embedded metal liners. The embedded metal liners may be continuous or discontinuous. Discontinuous embedded metal liners are provided by a discontinuous interface at the bottom of the via located within the interlayer dielectric layer.
Type:
Grant
Filed:
May 18, 2006
Date of Patent:
October 21, 2008
Assignee:
International Business Machines Corporation
Inventors:
Chih-Chao Yang, Griselda Bonilla, Shyng-Tsong Chen, Kelly Malone
Abstract: A first insulating film is provided between a lower interconnect and an upper interconnect. The lower interconnect and the upper interconnect are connected to each other by way of a via formed in the first insulating film. A dummy via or an insulating slit is formed on/in the upper interconnect near the via.
Type:
Grant
Filed:
December 2, 2004
Date of Patent:
October 21, 2008
Assignee:
Matsushita Electric Industrial Co., Ltd.
Abstract: A semiconductor device has a semiconductor chip including first and second surfaces opposed to each other in a thickness direction of the semiconductor chip, wherein the first and second surfaces include first and second electrode surfaces respectively, and first and second electrically conductive members covering the first and second electrode surfaces respectively as seen in the thickness direction to be electrically connected to the first and second electrode surfaces respectively.
Abstract: A leadframe comprises a die mounting area, a plurality of lead fingers and a metal deposit having a negative electrochemical potential with respect to a standard H2 half cell. A semiconductor package comprises the leadframe and a semiconductor chip having a plurality of contact areas mounted to the die mounting area and electrically connected to the inner ends of the lead fingers of the leadframe by a plurality of bond wires. The semiconductor chip, the bond wires and inner portions of the lead fingers are encapsulated by a plastic housing.
Abstract: A semiconductor device with a number of contact pads for the electrical contacting of the semiconductor device is disclosed. A padding layer, which is manufactured of a hard material, is provided at least partially below an upper layer of the contact pads.
Type:
Application
Filed:
March 20, 2008
Publication date:
September 25, 2008
Applicant:
Qimonda AG
Inventors:
Jochen Kallscheuer, Sascha Nerger, Bernhard Ruf
Abstract: A cap layer for a metal feature such as a copper interconnect on a semiconductor wafer is formed by immersion plating a more noble metal (e.g. Pd) onto the copper interconnect and breaking up, preferably by mechanical abrasion, loose nodules of the noble metal that form on the copper interconnect surface. The mechanical abrasion removes plated noble metal which is only loosely attached to the copper surface, and then continued exposure of the copper surface to immersion plating chemicals leads to plating at new sites on the surface until a continuous, well-bonded noble metal layer has formed. The method can be implemented conveniently by supplying immersion plating chemicals to the surface of a wafer undergoing CMP or undergoing scrubbing in a wafer-scrubber apparatus.
Abstract: In a semiconductor device having a bonding wireless structure, a preform material is used for electrically connecting a metal plate serving as a connection with an electrode layer of a semiconductor chip. Thus, a multilayered metal layer needs to be provided in a junction part between the preform material and a first electrode layer, but has a problem of a variation in electrical characteristics and characteristic fluctuations in a temperature cycling test and the like. A metal layer mainly made of titanium is formed with a thickness of 1000 ?, as a bottom layer (a first metal layer in contact with an electrode layer of a semiconductor chip) in a multilayered metal layer with an electron impact heating deposition method. Thus, the film quality of the Ti layer is improved compared with the conventional structure, which minimizes variations in electrical characteristics and characteristic fluctuations in the multilayered metal layer.
Type:
Application
Filed:
March 11, 2008
Publication date:
September 18, 2008
Applicants:
SANYO ELECTRIC CO., LTD., SANYO SEMICONDUCTOR CO., LTD.
Abstract: The invention provides a wiring board having a small-scale and high-performance functional circuit while realizing a multi-layer wiring with a small number of steps. In addition, the invention provides a semiconductor device in which a display device is integrated with such high-performance functional circuit on the same substrate. According to the invention, first to third wirings, first and second interlayer insulating films and first and second contact holes are formed over a substrate having an insulating surface. The second wiring is wider than the first wiring, or the third wiring is wider than the first wiring or the second wiring. The second contact hole has a larger diameter than the first contact hole.
Type:
Grant
Filed:
August 4, 2004
Date of Patent:
September 9, 2008
Assignee:
Semiconductor Energy Laboratory Co., Ltd.
Abstract: A vertical laminated electrical switch circuit includes a first, second, and third ceramic substrate positioned in juxtaposed relationship relative to each other. The circuit also includes a first and second electrical device electrically coupled to each other. The first electrical device is coupled to the first and second substrates and positioned there between. The second electrical device is coupled to the second and third ceramic substrates and positioned there between. In some embodiments, multiple electrical devices may be coupled to a single substrate.
Type:
Grant
Filed:
August 26, 2003
Date of Patent:
September 9, 2008
Assignee:
Delphi Technologies, Inc.
Inventors:
Erich W. Gerbsch, Monty B. Hayes, Robert J. Campbell
Abstract: To provide a technique for manufacturing a wiring line having a low resistance and a high heat resistance so as to make an active matrix type display device larger and finer. The wiring line is constructed of a laminated structure of a refractory metal, a low resistance metal and a refractory metal, and the wiring line is further protected with an anodized film. As a result, it is possible to form the wiring line having the low resistance and the high heat resistance and to form a contact with an upper line easily.
Type:
Grant
Filed:
October 18, 2004
Date of Patent:
September 2, 2008
Assignee:
Semiconductor Energy Laboratory Co., Ltd.
Abstract: The present invention adds one or more thick layers of polymer dielectric and one or more layers of thick, wide metal lines on top of a finished semiconductor wafer, post-passivation. The thick, wide metal lines may be used for long signal paths and can also be used for power buses or power planes, clock distribution networks, critical signal, and re-distribution of I/O pads for flip chip applications. Photoresist defined electroplating, sputter/etch, or dual and triple damascene techniques are used for forming the metal lines and via fill.
Abstract: A wired circuit forming board that can provide improved adhesion between an insulating layer and a conductive pattern and can also prevent delamination in a thin metal layer, a wired circuit board for which the same wired circuit forming board is used, and a thin metal layer forming method for forming the thin metal layer. The thin metal layer 2 is formed on the insulating base layer 1 by sputtering the first metal 35 and the second metal 36 in such a condition that a first metal diffusing region 37 for the first metal 35 to be diffused and a second metal diffusing region 38 for the second metal 36 to be diffused are overlapped with each other.
Abstract: Provided are a top-emitting N-based light emitting device and a method of manufacturing the same. The device includes a substrate, an n-type clad layer, an active layer, a p-type clad layer, and a multi ohmic contact layer, which are sequentially stacked. The multi ohmic contact layer includes one or more stacked structures, each including a modified metal layer and a transparent conductive thin film layer, which are repetitively stacked on the p-type clad layer. The modified metal layer is formed of an Ag-based material.
Type:
Grant
Filed:
December 15, 2004
Date of Patent:
August 26, 2008
Assignees:
Samsung Electronics Co., Ltd., Gwangju Institute of Science and Technology
Inventors:
June-o Song, Tae-yeon Seong, Joon-seop Kwak, Woong-ki Hong
Abstract: Multilevel metallization layouts for an integrated circuit chip including transistors having first, second and third elements to which metallization layouts connect. The layouts minimize current limiting mechanism including electromigration by positioning the connection for the second contact vertically from the chip, overlapping the planes and fingers of the metallization layouts to the first and second elements and forming a pyramid or staircase of multilevel metallization layers to smooth diagonal current flow.
Type:
Grant
Filed:
June 24, 2005
Date of Patent:
August 19, 2008
Assignee:
International Business Machines Corporation
Inventors:
David Ross Greenberg, John Joseph Pekarik, Jorg Scholvin
Abstract: Disclosed are a method of manufacturing a semiconductor device and a structure of a semiconductor device. A method of forming a passivation film of a semiconductor device comprises the steps of forming metal wires on a semiconductor substrate, forming a buffer oxide film being a first passivation film on the metal wires, wherein the buffer oxide film can mitigate damage by plasma, forming a high density plasma film being a second passivation film on the buffer oxide film, and forming a third passivation film on the second passivation film. According to the present invention, it is possible to significantly reduce the leakage current between a select source line and a common source line.
Abstract: In a semiconductor integrated circuit device having plural layers of buried wirings, it is intended to prevent the occurrence of a discontinuity caused by stress migration at an interface between a plug connected at a bottom thereof to a buried wiring and the buried wiring. For example, in the case where the width of a first Cu wiring is not smaller than about 0.9 ?m and is smaller than about 1.44 ?m, and the width of a second Cu wiring and the diameter of a plug are about 0.18 ?m, there are arranged two or more plugs which connect the first wirings and the second Cu wirings electrically with each other.
Abstract: A circuit structure has a first dielectric layer, a first circuit pattern embedded in the first dielectric layer and having a first via pad, a first conductive via passing through the first dielectric layer and connecting to the first via pad, and an independent via pad disposed on a surface of the first dielectric layer away from the first via pad and connecting to one end of the first conductive via. The circuit structure further has a second dielectric layer disposed over the surface of the first dielectric layer where the independent via pad is disposed, a second conductive via passing through the second dielectric layer and connecting to the independent via pad, and a second circuit pattern embedded in the second dielectric layer, located at a surface thereof away from the independent via pad, and having a second via pad connected to the second conductive via.
Abstract: A method of forming and a device including an interconnect structure having a unidirectional electrical conductive material is described. The unidirectional conductive material may overlie interconnect materials, and/or may surround interconnect materials, such as by lining the walls and base of a trench and via. The unidirectional conductive material may be configured to conduct electricity in a direction corresponding to a projection to or from a contact point and conductive material overlying the unidirectional conductive material, but have no substantial electrical conductivity in other directions. Moreover, the unidirectional conductive material may be electrically conductive in a direction normal to a surface over which it is formed or in directions along or across a plane, but have no substantial electrical conductivity in other directions.
Type:
Grant
Filed:
December 28, 2005
Date of Patent:
July 29, 2008
Assignee:
Intel Corporation
Inventors:
Reza M. Golzarian, Robert P. Meagley, Seiichi Morimoto, Mansour Moinpour
Abstract: A flexible electronic display device is provided comprising a substrate; an imaging layer zone; a transparent superstrate; and a thermal control layer. The device is able to resist thermal deformation caused by the heating generated by the operation of the display.
Type:
Grant
Filed:
December 22, 2004
Date of Patent:
July 29, 2008
Assignee:
Eastman Kodak Company
Inventors:
Edward P. Furlani, Richard W. Wien, Tabrez Y. Ebrahim, David L. Patton
Abstract: A back end of the line (BEOL) structure of a semiconductor device is presented. In one embodiment, the structure may include a first liner layer disposed on an intermediate interconnect structure, the intermediate interconnect structure having an opening disposed between two surfaces of a dielectric material, wherein the first liner layer is in direct contact with at least a portion of a conductive wiring material of an underneath interconnect layer; a noble metal layer disposed on the first liner layer at least in the opening; and a conductive wiring material disposed on the noble metal layer, the conductive wiring material substantially filling the opening; wherein the first liner layer, the noble metal layer and the conductive wiring material are coplanar with the two surfaces of the dielectric material of the intermediate interconnect structure, and the noble metal layer includes a different material than the first liner layer.
Type:
Grant
Filed:
April 25, 2006
Date of Patent:
July 22, 2008
Assignee:
International Business Machines Corporation, Inc.
Inventors:
Chih-Chao Yang, Shyng-Tsong Chen, Shom Ponoth, Terry A. Spooner
Abstract: A semiconductor device having bonding pads on a semiconductor substrate includes: an upper copper layer that is formed on the lower surface of the bonding pads with a barrier metal interposed and that has a copper area ratio that is greater than layers in which circuit interconnects are formed; and a lower copper layer that is electrically insulated from the upper copper layer and that is formed closer to the semiconductor substrate than the upper copper layer.
Abstract: A metal wiring for a semiconductor device and a method for forming the same are provided. The metal wiring includes a first insulating layer and a second insulating layer; an interlayer insulating film formed between the first and second insulating layers, wherein the interlayer insulating film is provided with holes having a designated shape; a barrier metal layer, a copper seed layer, and a copper layer sequentially formed in the holes of the interlayer insulating film; and a capping layer formed between the interlayer insulating film and the second insulating layer. The capping layer formed between the interlayer insulating film and the second insulating layer may be made of a negatively charged insulating material, thereby improving electro-migration characteristics at an interface between the capping layer and the copper layers.
Abstract: In one aspect, an apparatus may include a metal gate of a transistor. An etch stop layer may be selectively formed over the metal gate. The etch stop layer may include a metal compound. An insulating layer may be over the etch stop layer. A conductive structure may be included through the insulating layer to the metal gate. Methods of making such transistors are also disclosed.
Abstract: A semiconductor device and fabricating method thereof are disclosed. Embodiments relate to forming metal lines having a prescribed pattern over a lower insulating interlayer, forming a silicon oxide layer over surfaces of the metal lines and a surface of the lower insulating interlayer exposed between the metal lines, and forming an upper insulating interlayer over the silicon oxide layer.
Abstract: A semiconductor device including a first insulating layer having a hydroxyl radical formed over a semiconductor substrate; a line layer having a plurality of line patterns formed over the first insulating layer, the plurality if line patterns being arranged such that a spatial gap is provided therebetween; a fluorine-doped second insulating layer formed in the spatial gap between respective line patterns; and a multilayered diffusion prevention layer including a first oxide layer for suppressing an increase of a dielectric constant between the plurality of line patterns and a second oxide layer for preventing the diffusion of fluorine from the fluorine-doped second insulating layer into the first insulating layer.
Abstract: An integrated circuit is disclosed. The integrated circuit includes a substrate, a metal element, the metal element being arranged on the substrate and including a metal material. A composite element is located over to the metal element, the composite element including the metal material and an additive material.
Type:
Application
Filed:
December 22, 2006
Publication date:
June 26, 2008
Inventors:
Mirko Vogt, Yung-Chang Wang, Stephan Hartmann
Abstract: A chip package includes a chip, a carrier, and at least a bump connecting structure for connecting the chip to the carrier. The bump connecting structure includes a first metal bump disposed on a chip pad of the chip and has a first height relative to a passivation layer of the chip, a second metal bump disposed on a carrier pad of the carrier and has a second height relative to a solder mask layer of the carrier, and a middle metal part disposed between the first and the second metal bumps. The sum of the minimum distance between the first and the second metal bumps, the first height of the first metal bump, and the second height of the second metal bump is less than 60 micrometers. The melting point of the middle metal part is lower than that of the first and the second metal bumps.
Abstract: The invention is directed to improvement of reliability of a semiconductor device having penetrating electrodes by preventing a protection film and an insulation film peeling. A peeling prevention layer for preventing an insulation film and a protection layer peeling is formed in corner portions of the semiconductor device. The peeling prevention layer can increase its peeling prevention effect more when formed in a vacant space of the semiconductor device other than the corner portions, for example, between ball-shaped conductive terminals. In a cross section of the semiconductor device, the peeling prevention layer is formed on the insulation film on the back surface of the semiconductor substrate, and the protection layer formed of a solder resist or the like is formed covering the insulation film and the peeling prevention layer. The peeling prevention layer has a lamination structure of a barrier seed layer and a copper layer formed thereon when formed by an electrolytic plating method.
Type:
Grant
Filed:
September 28, 2005
Date of Patent:
June 3, 2008
Assignees:
Sanyo Electric Co., Ltd., Kanto Sanyo Semiconductors Co., Ltd.
Abstract: A semiconductor device that includes an electrode of one material and a conductive material of lower resistivity formed over the electrode and a process for fabricating the semiconductor device.
Abstract: A semiconductor device exhibits a first metal layer, made of a first metal, with at least one contiguous subsection. At least one second metal layer, made of a second metal, is placed on the contiguous subsection of the first metal layer. The second metal is harder than the first metal. The second metal layer is structured to form at least two layer regions, which are disposed on the contiguous subsection of the first metal layer. The second metal exhibits a boron-containing or phosphorus-containing metal or a boron-containing or phosphorus-containing metal alloy.
Type:
Application
Filed:
November 20, 2006
Publication date:
May 29, 2008
Inventors:
Thomas Gutt, Drik Siepe, Thomas Laska, Michael Melzl, Matthias Stecher, Roman Roth
Abstract: A nitride semiconductor device according to the present invention includes a P-type contact layer and a P-type electrode provided on the P-type contact layer. The P-type electrode includes a AuGa film provided on the P-type contact layer, a Au film provided on the AuGa film, a Pt film 4 provided on the Au film, and a Au film provided on the Pt film. The ratio of the thickness of the AuGa film to the total thickness of the AuGa film and the Au film is not less than 12% but not more than 46%.