Arrangements For Conducting Electric Current Within Device In Operation From One Component To Another, Interconnections, E.g., Wires, Lead Frames (epo) Patents (Class 257/E23.141)

  • Publication number: 20110298114
    Abstract: A stacked leadframe assembly is disclosed. The stacked leadframe assembly includes a first die having a surface that defines a mounting plane, a first leadframe stacked over and attached to the first die, a second die stacked over and attached to the first leadframe; and a second leadframe stacked over and attached to the second die. The leadframes have die paddles with extended side panels that have attachment surfaces in the mounting plane.
    Type: Application
    Filed: June 7, 2010
    Publication date: December 8, 2011
    Inventor: David Alan PRUITT
  • Publication number: 20110298139
    Abstract: The present invention relates to a semiconductor package. The semiconductor package includes a substrate, a first chip and a second chip. The substrate has a first surface, a second surface and at least one through hole. The first chip is disposed adjacent to the first surface of the substrate. The first chip includes a first active surface and a plurality of first signal pads. Part of the first active surface is exposed to the through hole. The position of the first signal pads corresponds to the through hole. The second chip is disposed adjacent to the second surface. The second chip includes a second active surface and a plurality of second signal pads. Part of the second active surface is exposed to the through hole. The position of the second signal pads corresponds to the through hole, and the second signal pads are capacitively coupled to the first signal pads of the first chip, so as to provide proximity communication between the first chip and the second chip.
    Type: Application
    Filed: June 4, 2010
    Publication date: December 8, 2011
    Inventors: Yi-Shao Lai, Tsung-Yueh Tsai, Ming-Kun Chen, Hsiao-Chuan Chang, Ming-Hsiang Cheng
  • Publication number: 20110298013
    Abstract: A semiconductor memory device includes: a semiconductor region extending vertically from a first region of a substrate; a plurality of gate electrodes disposed on the first region of the substrate in a vertical direction, but separated from each other along a sidewall of the semiconductor region; a gate dielectric layer disposed between the semiconductor region and the plurality of gate electrodes; a substrate contact electrode extending vertically from the impurity-doped second region of the substrate; and an insulating region formed as an air gap between the substrate contact electrode and at least one of the plurality of gate electrodes.
    Type: Application
    Filed: April 7, 2011
    Publication date: December 8, 2011
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Sung-Min Hwang, Han-soo Kim, Sun-il Shim
  • Publication number: 20110298138
    Abstract: This invention prevents a break in a signal wire disposed between wire ends due to attenuation and improves production yields of devices. In a standard cell, a first signal wire extends in a first direction. Second and third signal wires extend in a second direction substantially perpendicular to the first direction and are facing each other across the first signal wire. The second and third signal wires have the widths larger than the width of the first signal wire.
    Type: Application
    Filed: August 16, 2011
    Publication date: December 8, 2011
    Applicant: Panasonic Corporation
    Inventors: Ritsuko OZOE, Hiroki Taniguchi, Hidetoshi Nishimura, Masaki Tamaru, Hideaki Kondo
  • Patent number: 8072080
    Abstract: The invention provides a connection structure including: a first electro-conductive film that is formed on a substrate; an insulation film that is formed on the first electro-conductive film, an end surface of the insulation film facing in a direction in which an end surface of the first electro-conductive film faces; and a second electro-conductive film that extends from the upper surface of the insulation film to reach the end surface of the first electro-conductive film across the end surface of the insulation film, the second electro-conductive film being electrically connected to the first electro-conductive film via the end surface of the first electro-conductive film.
    Type: Grant
    Filed: December 21, 2007
    Date of Patent: December 6, 2011
    Assignee: Seiko Epson Corporation
    Inventor: Minoru Moriwaki
  • Publication number: 20110291243
    Abstract: Methods for manufacturing a semiconductor device in a processing chamber are provided.
    Type: Application
    Filed: May 28, 2010
    Publication date: December 1, 2011
    Applicant: APPLIED MATERIALS, INC.
    Inventors: Martin Jay Seamons, Kwangduk Douglas Lee, Chiu Chan, Patrick Reilly, Sudha Rathi
  • Publication number: 20110291294
    Abstract: A multi-chip package may include a first semiconductor package, a second semiconductor package and an interposer chip. The second semiconductor package may be arranged over the first semiconductor package. The interposer chip may be interposed between the first semiconductor package and the second semiconductor package. The interposer chip may have a receiving groove configured to receive the first semiconductor package. Thus, electrical connection reliability between the first semiconductor package and the second semiconductor package may be improved under a condition that the connecting terminals may have small sizes.
    Type: Application
    Filed: March 16, 2011
    Publication date: December 1, 2011
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Sang-Uk Kim, Jin-woo Park, Dae-Young Choi, Mi-Yeon Kim, Sun-Hye Lee
  • Publication number: 20110291194
    Abstract: A protection circuit for a semiconductor device includes a first gate electrode formed on a substrate of a first conductivity type, and a source and a drain of a second conductivity type having an opposite polarity to the first conductivity type. The source and the drain are commonly coupled to a ground voltage terminal, and the first gate electrode is coupled to a power supply voltage terminal.
    Type: Application
    Filed: July 8, 2010
    Publication date: December 1, 2011
    Inventor: Jong-Su Kim
  • Publication number: 20110291286
    Abstract: An electronic device including a die-pad area, a die fixed to the die-pad area, a connection terminal, and a ribbon of conductive material. The ribbon is electrically connected to the die and to the connection terminal, and has a prevalent dimension along a first axis, a width, measured along a second axis, which is transverse to the first axis, and a thickness, which is negligible with respect to the width; the ribbon moreover has a cross section that defines a concave geometrical shape.
    Type: Application
    Filed: May 27, 2011
    Publication date: December 1, 2011
    Applicant: STMicroelectronics S.r.I.
    Inventors: Agatino Minotti, Giuseppe Cristaldi
  • Publication number: 20110291301
    Abstract: A method for producing semiconductor components and a component obtainable by such a method is disclosed. The method comprises the following steps: fixing a conductive film on a carrier; adhesively bonding semiconductor chips onto the conductive film using an adhesive layer, wherein active surfaces of the semiconductor chips, the active surfaces having connection contacts, are situated on that side of the chips which faces the film; overmolding the chips adhesively bonded onto the conductive film with a molding compound; and releasing the conductive film with the overmolded chips from the carrier. In this case, the adhesive layer is structured in such a way that at least connection contacts of the semiconductor chips are free of the adhesive layer and are kept free of the molding compound.
    Type: Application
    Filed: May 27, 2011
    Publication date: December 1, 2011
    Applicant: Robert Bosch GmbH
    Inventors: Mathias Bruendel, Frieder Haag, Ulrike Scholz
  • Patent number: 8067789
    Abstract: To provide a semiconductor integrated circuit device advantageous against EM and ESD. A plurality of I/O cells; a power wire formed of a plurality of interconnect layers over the above-described I/O cells; a bonding pad formed in an upper layer of the power wire and in a position corresponding to the I/O cell; and lead-out areas capable of electrically coupling the I/O cell to the bonding pad are provided. The above-described power wire includes a first power wire and a second power wire, and the above-described I/O cell includes first elements coupled to the first power wire and second elements coupled to the second power wire. The first element is placed on the first power wire side, and the second element is placed on the second power wire side. The first power wire and the second power wire can allow for a high current due to the interconnect layers over the I/O cells, thus having robustness against EM and ESD.
    Type: Grant
    Filed: December 3, 2010
    Date of Patent: November 29, 2011
    Assignee: Renesas Electronics Corporation
    Inventors: Shunsuke Toyoshima, Kazuo Tanaka, Masaru Iwabuchi
  • Publication number: 20110285021
    Abstract: An interconnect structure that includes a dielectric material having a dielectric constant of about 3.0 or less is provided. This low k dielectric material has at least one conductive material having an upper surface embedded therein. The dielectric material also has a surface layer that is made hydrophobic prior to the formation of the noble metal cap. The noble metal cap is located directly on the upper surface of the at least one conductive material. Because of the presence of the hydrophobic surface layer on the dielectric material, the noble metal cap does not substantially extend onto the hydrophobic surface layer of the dielectric material that is adjacent to the at least one conductive material and no metal residues from the noble metal cap deposition form on this hydrophobic dielectric surface.
    Type: Application
    Filed: July 26, 2011
    Publication date: November 24, 2011
    Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Chih-Chao Yang, Daniel C. Edelstein, Fenton R. McFeely
  • Publication number: 20110285001
    Abstract: A method of manufacture of a leadless integrated circuit packaging system includes: providing a substrate; patterning a die attach pad on the substrate; forming a tiered plated pad array around the die attach pad; mounting an integrated circuit die on the die attach pad; coupling an electrical interconnect between the integrated circuit die and the tiered plated pad array; forming a molded package body on the integrated circuit die, the electrical interconnects, and the tiered plated pad array; and exposing a contact pad layer by removing the substrate.
    Type: Application
    Filed: August 1, 2011
    Publication date: November 24, 2011
    Inventor: Zigmund Ramirez Camacho
  • Publication number: 20110285024
    Abstract: A semiconductor structure having a cap layer formed over a metalized dielectric layer is formed by depositing manganese on the surface of the metalized dielectric layer. The deposited manganese serves as a first cap layer to remove oxidation on the surface of the metalized dielectric layer. The presence of oxidation on the surface of the metalized dielectric layer can be delirious for performance of a device constructed out of the semiconductor structure. A second cap layer is then formed by depositing silicon carbide or nitrogen enriched silicon carbide over the first cap layer.
    Type: Application
    Filed: May 21, 2010
    Publication date: November 24, 2011
    Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.
    Inventors: Kazumichi Tsumura, Takamasa Usui
  • Publication number: 20110285008
    Abstract: A semiconductor apparatus including: a substrate 12; a plurality of electrode pads 20 formed on a surface of the substrate 12; and a protection film 14 having a plurality of through holes 16 formed in one-to-one correspondence with the electrode pads 20, and covering circumferential edge portions of the electrode pads 20 and the surface of the substrate 12 except for areas under the electrode pads 20. An inner wall of each through hole 16 is a slant surface 22 slanted toward outside of the through hole 16. A plurality of metal layers 24 have been formed, each covering an exposed part of each electrode pad 20 not covered by the protection film 14 and an area of each slant surface extending from the exposed part up to a middle of the slant surface. A plurality of bumps 18 have been connected one-to-one with the metal layers 24.
    Type: Application
    Filed: February 25, 2011
    Publication date: November 24, 2011
    Inventor: Sumiaki NAKANO
  • Publication number: 20110285007
    Abstract: A semiconductor device has a first semiconductor die stacked over a second semiconductor die which is mounted to a temporary carrier. A plurality of bumps is formed over an active surface of the first semiconductor die around a perimeter of the second semiconductor die. An encapsulant is deposited over the first and second semiconductor die and carrier. A plurality of conductive vias is formed through the encapsulant around the first and second semiconductor die. A portion of the encapsulant and a portion of a back surface of the first and second semiconductor die is removed. An interconnect structure is formed over the encapsulant and the back surface of the first or second semiconductor die. The interconnect structure is electrically connected to the conductive vias. The carrier is removed. A heat sink or shielding layer can be formed over the encapsulant and first semiconductor die.
    Type: Application
    Filed: May 24, 2010
    Publication date: November 24, 2011
    Applicant: STATS CHIPPAC, LTD.
    Inventors: HeeJo Chi, NamJu Cho, JunWoo Myung
  • Publication number: 20110278568
    Abstract: An embodiment of a manufacturing process of an integrated electronic circuit is proposed; the process comprises forming a substrate comprising a plurality of functional components of the electronic circuit, creating a plurality of conductive layers on such substrate to form an electric contact region with high hardness equal to or greater than a first hardness value of about 300 HV, contacting the electric contact region with a probe and running an electric test of the electronic circuit. In an embodiment, the process further comprises, after the test run, creating a covering conductive layer on at least one part of the electric contact region contacted by the probe.
    Type: Application
    Filed: May 12, 2011
    Publication date: November 17, 2011
    Applicant: STMicroelectronics S.r.l.
    Inventor: Alberto PAGANI
  • Publication number: 20110278741
    Abstract: A semiconductor device has conductive pillars formed over a carrier. A first semiconductor die is mounted over the carrier between the conductive pillars. An encapsulant is deposited over the first semiconductor die and carrier and around the conductive pillars. A recess is formed in a first surface of the encapsulant over the first semiconductor die. The recess has sloped or stepped sides. A first interconnect structure is formed over the first surface of the encapsulant. The first interconnect structure follows a contour of the recess in the encapsulant. The carrier is removed. A second interconnect structure is formed over a second surface of the encapsulant and first semiconductor die. The first and second interconnect structures are electrically connected to the conductive pillars. A second semiconductor die is mounted in the recess. A third semiconductor die is mounted over the recess and second semiconductor die.
    Type: Application
    Filed: May 14, 2010
    Publication date: November 17, 2011
    Applicant: STATS CHIPPAC, LTD.
    Inventors: Linda Pei Ee Chua, Byung Tai Do, Reza A. Pagaila
  • Publication number: 20110278739
    Abstract: The present invention relates to a semiconductor package. The semiconductor package includes a substrate, a first chip and an interposer. The first chip is mechanically and electrically connected to the substrate. Some signal pads of the interposer are capacitively coupled to some signal pads of the first chip, so as to provide proximity communication between the first chip and the interposer. Whereby, the capacitively coupled signal pads can be made in fine pitch, and therefore the size of the semiconductor package is reduced and the density of the signal pads is increased.
    Type: Application
    Filed: May 11, 2010
    Publication date: November 17, 2011
    Inventors: Yi-Shao Lai, Tsung-Yueh Tsai, Ming-Kun Chen, Hsiao-Chuan Chang, Ming-Hsiang Cheng
  • Publication number: 20110278707
    Abstract: A prefabricated multi-die leadframe having a plurality of contact pads is mounted over a temporary carrier. A first semiconductor die is mounted over the carrier between the contact pads of the leadframe. A second semiconductor die is mounted over the contact pads of the leadframe and over the first die. An encapsulant is deposited over the leadframe and first and second die. The carrier is removed. A first interconnect structure is formed over the leadframe and the first die and a first surface of the encapsulant. A channel is cut through the encapsulant and leadframe to separate the contact pads. A plurality of conductive vias can be formed through the encapsulant. A second interconnect structure is formed over a second surface of the encapsulant opposite the first surface of the encapsulant. The second interconnect structure is electrically connected to the conductive vias.
    Type: Application
    Filed: May 17, 2010
    Publication date: November 17, 2011
    Applicant: STATS CHIPPAC, LTD.
    Inventors: HeeJo Chi, YeongIm Park, HyungMin Lee
  • Publication number: 20110278712
    Abstract: A semiconductor device has a flipchip semiconductor die mounted to a first substrate using a plurality of first bumps. An opening or plurality of openings is formed in the first substrate in a location central to placement of the flipchip semiconductor die to the first substrate. A plurality of semiconductor die is mounted to a second substrate. The semiconductor die are electrically connected with bond wires. An encapsulant is over the plurality of semiconductor die and second substrate. The second substrate is mounted to the first substrate with a plurality of second bumps. An underfill material is dispensed through the opening in the first substrate between the flipchip semiconductor die and first substrate. The dispensing of the underfill material is discontinued as the underfill material approaches or reaches a perimeter of the flipchip semiconductor die to reduce bleeding of the underfill material. The underfill material is cured.
    Type: Application
    Filed: May 17, 2010
    Publication date: November 17, 2011
    Applicant: STATS CHIPPAC, LTD.
    Inventors: Junwei Hu, JaeHak Yee, Lin Tan, Wenbin Qu, YuFeng Feng
  • Publication number: 20110278706
    Abstract: A power electronic device package comprising a base member, a device layer, multiple leads, and an encapsulant is provided. The base member is thermally conductive for heat dissipation. The device layer comprises one or more power electronic devices mounted on the base member. The power electronic devices are selectively electrically connected to each other and to the base member to form an internal electronic circuit. The leads extend outwardly from the base member and are electrically connected to the internal electronic circuit. The encapsulant encases the internal electronic circuit, a portion of the base member, and a portion of the leads. The power electronic device package is configured as a transfer molded power module with multiple leads and increased power handling capability. In an embodiment, the base member is electrically conductive to operate as an electrical terminal. The base member may also be isolatably connected to the internal electronic circuit.
    Type: Application
    Filed: May 10, 2011
    Publication date: November 17, 2011
    Inventor: Emmanuel Orpia Herras
  • Patent number: 8058721
    Abstract: Disclosed is a package structure including a semiconductor chip disposed in a core board having a first surface and an opposite second surface. The package structure further includes a plurality of first and second electrode pads disposed on an active surface and an opposite inactive surface of the semiconductor chip respectively, the semiconductor chip having a plurality of through-silicon vias for electrically connecting the first and second electrode pads. As a result, the semiconductor chip is electrically connected to the two sides of the package structure via the through-silicon vias instead of conductive through holes, so as to enhance electrical quality and prevent the inactive surface of the semiconductor chip from occupying wiring layout space of the second surface of the core board to thereby increase wiring layout density and enhance electrical performance.
    Type: Grant
    Filed: August 5, 2009
    Date of Patent: November 15, 2011
    Assignee: Unimicron Technology Corporation
    Inventor: Shih Ping Hsu
  • Publication number: 20110272781
    Abstract: A package-on-package includes a semiconductor package, and a coil provided at the semiconductor package. The semiconductor package includes a bottom face, and a solder ball protruded from the bottom face. An axis of the coil is inclined with respect to the normal line of the bottom face.
    Type: Application
    Filed: July 2, 2009
    Publication date: November 10, 2011
    Inventors: Akira Tada, Hiroki Tanabe, Yoshinori Okada, Ikuo Kudo
  • Publication number: 20110273941
    Abstract: Techniques for refreshing a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device including a plurality of memory cells arranged in an array of rows and columns. Each memory cell may include a first region coupled to a source line and a second region coupled to a carrier injection line. Each memory cell may also include a body region capacitively coupled to at least one word line and disposed between the first region and the second region and a decoupling resistor coupled to at least a portion of the body region.
    Type: Application
    Filed: February 22, 2011
    Publication date: November 10, 2011
    Applicant: Innovative Silicon ISi SA
    Inventor: Yogesh Luthra
  • Patent number: 8053807
    Abstract: A semiconductor package may include a semiconductor pattern, a bonding pad, and a polymer insulation member. The semiconductor pattern may include a semiconductor device and first hole. The bonding pad may include a wiring pattern and plug. The wiring pattern may be formed on an upper face of the semiconductor pattern. The plug may extend from the wiring pattern to fill the first hole. The polymer insulation member may be formed on a lower face of the semiconductor pattern and may include a second hole exposing a lower end of the plug. A method of manufacturing a semiconductor package may include forming a first hole through a semiconductor substrate; forming a bonding pad and plug; attaching a supporting member to the upper face of the substrate; reducing a thickness of the substrate; forming a polymer insulation member on the lower face of the substrate; and cutting the substrate.
    Type: Grant
    Filed: September 28, 2010
    Date of Patent: November 8, 2011
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Yong-Chai Kwon, Dong-Ho Lee
  • Patent number: 8053352
    Abstract: A method and mesh reference applications are provided for implementing Z-axis cross-talk reduction. A mesh reference plane including a grid of mesh traces is formed with the mesh traces having selected thickness and width dimensions effective for reference current-flow distribution. An electrically conductive coating is deposited to fill the mesh electrical holes in the mesh reference plane to reduce cross-talk, substantially without affecting mechanical flexibility.
    Type: Grant
    Filed: October 13, 2005
    Date of Patent: November 8, 2011
    Assignee: International Business Machines Corporation
    Inventors: Roger Allen Booth, Jr., Matthew Stephen Doyle
  • Patent number: 8053902
    Abstract: An integrated circuit structure includes a semiconductor substrate; and an interconnect structure overlying the semiconductor substrate. A solid metal ring is formed in the interconnect structure, with substantially no active circuit being inside the solid metal ring. The integrated circuit structure further includes a through-silicon via (TSV) having a portion encircled by the solid metal ring. The TSV extends through the interconnect structure into the semiconductor substrate.
    Type: Grant
    Filed: December 2, 2008
    Date of Patent: November 8, 2011
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Ming-Fa Chen, Sheng-Yuan Lin
  • Patent number: 8053898
    Abstract: A method and apparatus for off-chip ESD protection, the apparatus includes an unprotected IC 22 stacked on an ESD protection chip 24 and employing combinations of edge wrap 32 and through-silicon via connectors 44 for electrical connection from an external connection lead 34 on a chip carrier 84 or system substrate 64, to an ESD protection circuit, and to an I/O trace 46 of the unprotected IC 22. In one embodiment the invention provides an ESD-protected stack 50 of unprotected IC chips 52, 54 that has reduced hazard of mechanical and ESD-damage in subsequent handling for assembly and packaging. The method includes a manufacturing method 170 for mass producing embedded edge wrap connectors 32, 38 during the chip manufacturing process.
    Type: Grant
    Filed: October 5, 2009
    Date of Patent: November 8, 2011
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: Phil P. Marcoux
  • Publication number: 20110266664
    Abstract: A method of manufacture of an integrated circuit packaging system includes: applying a conductive material on a support structure; providing a bottom integrated circuit package having a bottom lead extended therefrom; attaching the bottom lead to the conductive material; stacking a top integrated circuit package over the bottom integrated circuit package, the top integrated circuit package having a top lead extending therefrom and the top lead over the bottom lead; attaching a conductive paste at an end portion of the top lead; and forming a stacking joint by flowing the conductive paste and the conductive material, the stacking joint below the top lead as well as below and above the bottom lead.
    Type: Application
    Filed: April 30, 2010
    Publication date: November 3, 2011
    Inventors: Guo Qiang Shen, Jae Hak Yee, Denver Zhu
  • Publication number: 20110266646
    Abstract: A digital circuit portion (6) and an analog circuit portion (7) are formed in a surface portion of a semiconductor substrate (4). A via (20) is formed in a region between the digital circuit portion (6) and the analog circuit portion (7). The via (20) extends through the semiconductor substrate (4) from a front surface to a back surface thereof, and is made of a dielectric (2) having its surface covered by a metal (1). The metal (1) is grounded. Signal interference between the analog circuit portion (6) and the digital circuit portion (7) is reduced by the via (20).
    Type: Application
    Filed: July 12, 2011
    Publication date: November 3, 2011
    Applicant: Panasonic Corporation
    Inventors: Shinichiro UEMURA, Yukio Hiraoka, Takayuki Kai
  • Publication number: 20110266690
    Abstract: A semiconductor device includes: a semiconductor substrate including a first face and a second face on a side opposite to the first face; an external connection terminal formed on the first face of the semiconductor substrate; a first electrode formed on the first face of the semiconductor substrate and electrically connected to the external connection terminal; an electronic element formed on or above the second face of the semiconductor substrate; a second electrode electrically connected to the electronic element and having a top face and a rear face; a groove portion formed on the second face of the semiconductor substrate and having a bottom face including at least part of the rear face of the second electrode; and a conductive portion formed in the groove portion and electrically connected to the rear face of the second electrode.
    Type: Application
    Filed: July 18, 2011
    Publication date: November 3, 2011
    Applicant: Seiko Epson Corporation
    Inventors: Haruki ITO, Nobuaki HASHIMOTO
  • Publication number: 20110266676
    Abstract: A semiconductor structure is formed by placing a thin barrier metal layer in an interconnection trench or via in a manner such that the opening of the trench or via is not obstructed by an overhang that interferes with the placement of copper into the interconnection trench or via. The material for forming a copper interconnection line contains copper and manganese. Upon annealing, a manganese oxide layer is formed having barrier properties against copper diffusion.
    Type: Application
    Filed: May 3, 2010
    Publication date: November 3, 2011
    Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.
    Inventor: Atsunobu Isobayashi
  • Publication number: 20110266663
    Abstract: A method of manufacturing a semiconductor package, where the package includes a surface for attachment of the package to a device by a joint formed of a connective material in a joint area of the surface. The method is characterized in that it comprises the step of patterning one or more channels on the surface which channels extend away from the joint area towards an edge of the surface. Also the method has the step of applying a compound to one or more channels which compound interacts with the connective material, such that when the semiconductor package is attached to the device the interaction defines one or more paths in the connective material. These correspond to the one or more channels on the surface and allow the passage of waste material away from the joint area to the outer edge of the surface.
    Type: Application
    Filed: July 13, 2011
    Publication date: November 3, 2011
    Applicant: FREESCALE SEMICONDUCTOR, INC.
    Inventors: Robert Bauer, Anton Kolbeck
  • Publication number: 20110266685
    Abstract: An efficient patterning strategy may be applied when etching through a dielectric material system on the basis of two different etch chemistries. To this end, a conductive etch stop or barrier material may be formed in the opening prior to etching through the further dielectric layer of the material system, thereby substantially preserving the initial critical dimensions and avoiding etch damage. Thus, superior contact openings, via openings and the like may be formed on the basis of well-established etch chemistries.
    Type: Application
    Filed: December 9, 2010
    Publication date: November 3, 2011
    Applicant: GLOBALFOUNDRIES INC.
    Inventors: Dmytro Chumakov, Volker Grimm
  • Publication number: 20110266675
    Abstract: A method for controlled nucleation and growth of microtubules on substrates. The substrate is functionalized with a nucleating agent for microtubule growth. The method can be employed to generate nanoscale structures on substrates or between substrates by additional attachment of MT capture agents which function to capture the ends of growing MT to form connecting MT structures. The method can be used to form 2-and 3-D structures on or between substrates and can function to establish interconnects between nanoscale devices or molecular electronic devices and electrodes. A specific method for metallization of biological macromolecules and structures is provided which can be applied to metallized the MT formed by the growth and capture method. The metallization method is biologically benign and is particularly useful for copper metallization of MTs.
    Type: Application
    Filed: January 4, 2011
    Publication date: November 3, 2011
    Inventors: Pierre Deymier, Ian N. Jongewaard, Almoi Nyls Jongewaard, James B. Hoying, Roberto Guzman, Srini Raghavan
  • Publication number: 20110266540
    Abstract: Electrode pads respectively have a probe region permitting probe contact and a non-probe region. In each of the electrode pads arranged zigzag in two or more rows, a lead interconnect for connecting another electrode pad with an internal circuit is not placed directly under the probe region but placed directly under the non-probe region.
    Type: Application
    Filed: July 8, 2011
    Publication date: November 3, 2011
    Applicant: Panasonic Corporation
    Inventors: Masao TAKAHASHI, Koji TAKEMURA, Toshihiko SAKASHITA, Tadaaki MIMURA
  • Publication number: 20110266666
    Abstract: A circuit board includes an insulating member and a semiconductor chip encapsulated with the thermoplastic resin portion of the insulating member. A wiring member is located in the insulating member and electrically connected to first and second electrodes on respective sides of the semiconductor chip. The wiring member includes a pad, an interlayer connection member, and a connection portion. A diffusion layer is located between the first electrode and the connection portion between the pad and the connection portion, and between the second electrode and the interlayer connection member. At least one element of the interlayer connection member has a melting point lower than a glass-transition point of the thermoplastic resin portion. The connection portion is made of material having a melting point higher than a melting point of the thermoplastic resin portion.
    Type: Application
    Filed: March 31, 2011
    Publication date: November 3, 2011
    Applicant: DENSO CORPORATION
    Inventors: Yukihiro Maeda, Kouji Kondoh, Yoshiharu Harada, Takeshi Yamauchi, Tetsuo Fujii
  • Patent number: 8049303
    Abstract: A semiconductor chip and a semiconductor device mounting the semiconductor chip capable of increasing a capacitance of a capacitor without reducing the number of signal bumps or power bumps of a package and the number of C4 solder balls of the semiconductor chip, and achieving a stable power supply with suppressing fluctuations of power at a resonance frequency without a limitation in a position to mount a capacitor for lowering noise of a signal transceiving interface block. In the semiconductor device, a via hole is provided to the semiconductor chip, a power-supply electrode connected to the via hole is provided to a back surface of the semiconductor chip, and a capacitor is mounted to the electrode on the back surface. And, a high-resistance material is used for a material of a power-supply via hole inside the semiconductor chip, thereby increasing the resistance and lowering the Q factor.
    Type: Grant
    Filed: April 22, 2008
    Date of Patent: November 1, 2011
    Assignee: Hitachi, Ltd.
    Inventors: Hideki Osaka, Tatsuya Saito
  • Patent number: 8049338
    Abstract: A power semiconductor module includes: an interconnect layer including an electrical conductor patterned on a dielectric layer, the electrical conductor including a power coupling portion having a thickness sufficient to carry power currents and a control coupling portion having a thickness thinner than that of the power coupling portion; and a semiconductor power device physically coupled to the interconnect layer and electrically coupled to the power coupling portion of the electrical conductor.
    Type: Grant
    Filed: April 7, 2006
    Date of Patent: November 1, 2011
    Assignee: General Electric Company
    Inventors: Eladio Clemente Delgado, Richard Alfred Beaupre, Stephen Daley Arthur, Ernest Wayne Balch, Kevin Matthew Durocher, Paul Alan McConnelee, Raymond Albert Fillion
  • Patent number: 8049341
    Abstract: A stacked semiconductor package and a method for manufacturing the same are presented which exhibit a reduced electrical resistance and an increased junction force. The semiconductor package includes at least two semiconductor chips stacked upon each other. Each semiconductor chip has a plurality of bonding pads formed on upper surfaces and has via-holes. First wiring lines are located on the upper surfaces of the semiconductor chips, on the surfaces of the via-holes, and respectively connected onto their respective bonding pads. Second wiring lines are located on lower surfaces of the semiconductor chips and on the surfaces of the respective via-holes which connect to their respective first wiring lines. The semiconductor chips are stacked so that the first wiring lines on an upper surface of an upwardly positioned semiconductor chip are respectively joined with corresponding second wiring lines formed on a lower surface of a downwardly positioned semiconductor chip.
    Type: Grant
    Filed: October 2, 2008
    Date of Patent: November 1, 2011
    Assignee: Hynix Semiconductor Inc.
    Inventors: Seung Taek Yang, Min Suk Suh, Seung Hyun Lee, Jong Hoon Kim
  • Publication number: 20110260281
    Abstract: Integrated circuits having doped bands in a substrate and beneath high-voltage semiconductor-on-insulator (SOI) devices are provided. In one embodiment, the invention provides an integrated circuit comprising: a semiconductor-on-insulator (SOI) wafer including: a substrate; a buried oxide (BOX) layer atop the substrate; and a semiconductor layer atop the BOX layer; a plurality of high voltage (HV) devices connected in series within the semiconductor layer; a doped band within the substrate and below a first of the plurality of HV devices; and a contact extending from the semiconductor layer and through the BOX layer to the doped band.
    Type: Application
    Filed: April 21, 2010
    Publication date: October 27, 2011
    Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Alan B. Botula, Beth Ann Rainey, Yun Shi
  • Publication number: 20110260337
    Abstract: A semiconductor chip 109 is mounted on a substrate 100, first wire group 120 and a second wire group 118 having a wire length shorter than the first wire group are provided so as to connect the substrate 100 and the semiconductor chip 109 to each other, and a sealing resin 307 is injected from the first wire group 120 toward the second wire group 118 so as to form a sealer 401 covering the semiconductor chip 109, the first wire group 120, and the second wire group 118.
    Type: Application
    Filed: October 5, 2010
    Publication date: October 27, 2011
    Applicant: ELPIDA MEMORY, INC
    Inventor: Naohiro HANDA
  • Publication number: 20110260323
    Abstract: The present invention provides an interconnect structure (of the single or dual damascene type) and a method of forming the same, in which a dense (i.e., non-porous) dielectric spacer is present on the sidewalls of a dielectric material. More specifically, the inventive structure includes a dielectric material having a conductive material embedded within at least one opening in the dielectric material, wherein the conductive material is laterally spaced apart from the dielectric material by a diffusion barrier, a dense dielectric spacer and, optionally, an air gap. The presence of the dense dielectric spacer results in a hybrid interconnect structure that has improved reliability and performance as compared with existing prior art interconnect structures which do not include such dense dielectric spacers. Moreover, the inventive hybrid interconnect structure provides for better process control which leads to the potential for high volume manufacturing.
    Type: Application
    Filed: July 1, 2011
    Publication date: October 27, 2011
    Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Chih-Chao Yang, Thomas M. Shaw, Keich Kwong Hon Wong, Haining S. Yang
  • Patent number: 8043962
    Abstract: A metal wiring of a semiconductor device includes a semiconductor substrate; an insulating layer provided with a damascene pattern formed over the semiconductor substrate; a diffusion barrier layer which contains a RuO2 layer formed on a surface of the damascene pattern and an Al deposit-inhibiting layer formed on a portion of the RuO2 layer in both-side upper portion of the damascene pattern; and a wiring metal layer including Al formed on the diffusion barrier layer by MOCVD method in order to fill the damascene pattern.
    Type: Grant
    Filed: May 31, 2007
    Date of Patent: October 25, 2011
    Assignee: Hynix Semiconductor Inc.
    Inventors: Dong Ha Jung, Baek Mann Kim, Soo Hyun Kim, Young Jin Lee, Sun Woo Hwang, Jeong Tae Kim
  • Publication number: 20110254150
    Abstract: The objective of the invention is to provide a method of manufacturing a semiconductor device that allows individual molding of plural semiconductor chips carried on a surface of the substrate. It includes the following process steps: a process step in which plural semiconductor elements 102 are arranged on the surface of substrate 100; a process step in which the inner side of substrate 102 is fixed on lower die 130; a process step in which liquid resin 114 is supplied from nozzle 112 onto each of the semiconductor elements in order to cover at least a portion of each of semiconductor chips 102; a process step in which the upper die having plural cavities 144 formed in one surface is pressed onto the lower die, and liquid resin 114 is molded at a prescribed temperature by means of plural cavities 144; and a process step in which cavities 144 of upper die 140 are detached from the substrate, and plural molding resin portions are formed individually.
    Type: Application
    Filed: May 24, 2011
    Publication date: October 20, 2011
    Applicant: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Yoshimi Takahashi, Masazumi Amagai
  • Patent number: 8039966
    Abstract: A structure, tool and method for forming in-situ metallic/dielectric caps for interconnects. The method includes forming wire embedded in a dielectric layer on a semiconductor substrate, the wire comprising a copper core and an electrically conductive liner on sidewalls and a bottom of the copper core, a top surface of the wire coplanar with a top surface of the dielectric layer; forming a metal cap on an entire top surface of the copper core; without exposing the substrate to oxygen, forming a dielectric cap over the metal cap, any exposed portions of the liner, and the dielectric layer; and wherein the dielectric cap is an oxygen diffusion barrier and contains no oxygen atoms.
    Type: Grant
    Filed: September 3, 2009
    Date of Patent: October 18, 2011
    Assignee: International Business Machines Corporation
    Inventors: Chih-Chao Yang, Chao-Kun Hu
  • Patent number: 8039942
    Abstract: A ball grid array package stacking system includes: providing a base substrate; coupling an integrated circuit to the base substrate; coupling a stacking substrate over the base substrate; mounting a heat spreader, having an access port, around the base substrate and the stacking substrate; and coupling a stacked integrated circuit to the stacking substrate through the access port.
    Type: Grant
    Filed: June 17, 2008
    Date of Patent: October 18, 2011
    Assignee: Stats Chippac Ltd.
    Inventor: Jong-Woo Ha
  • Publication number: 20110249484
    Abstract: An object is to provide a semiconductor memory device which stores data with the use of a transistor having small leakage current between a source and a drain in an off state as a writing transistor. In a matrix including a plurality of memory cells, gates of the writing transistors are connected to writing word lines. In each of the memory cells, a drain of the writing transistor is connected to a gate of a reading transistor, and the drain is connected to one electrode of a capacitor. Further, the other electrode of the capacitor is connected to a reading word line. In the semiconductor memory device in which the memory cells are connected in series so as to have a NAND structure, gates of the reading transistors are provided alternately, and the reading word line and the writing word line are shared.
    Type: Application
    Filed: March 31, 2011
    Publication date: October 13, 2011
    Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
    Inventor: Yasuhiko Takemura
  • Publication number: 20110248391
    Abstract: A method of manufacture of an integrated circuit package stacking system includes: providing a bottom package including: providing a first lead frame, forming a bottom package body having the first lead frame in an off-centered parting line position, and forming bottom connection leads of the first lead frame for providing coplanar contacts at an end of the bottom connection leads; mounting a top package on the bottom package including: providing a second lead frame, forming a top package body on the second lead frame, and reforming top connection leads of the second lead frame for over-lapping contact areas on the bottom connection leads of the bottom package; and applying a conductive adhesive on the contact areas for electrically connecting the top connection leads and the bottom connection leads.
    Type: Application
    Filed: May 18, 2010
    Publication date: October 13, 2011
    Inventors: Wei Qiang Jin, Jae Hak Yee, Ya Ping Wang