Attaching Or Detaching Leads Or Other Conductive Members, To Be Used For Carrying Current To Or From Device In Operation (epo) Patents (Class 257/E21.506)
Abstract: A method of manufacture of an integrated circuit packaging system includes: providing an integrated circuit with an adhesive attached thereto; connecting the integrated circuit and a plated interconnect pad; attaching an embedded interconnect to the plated interconnect pad; and forming an encapsulation, having an encapsulation first side and an encapsulation second side, around the integrated circuit, the embedded interconnect, and the plated interconnect pad with the embedded interconnect exposed from the encapsulation second side and the plated interconnect pad and the adhesive exposed from the encapsulation second side.
Type:
Application
Filed:
December 17, 2009
Publication date:
June 23, 2011
Inventors:
JoungIn Yang, YoungSik Cho, SungHyun Lee
Abstract: An apparatus, system, and method are disclosed for connecting an integrated circuit device to a substrate. A plurality of standard diameter pillars and three or more increased diameter pillars are disposed on an integrated circuit device. The increased diameter pillars have a diameter that is greater than the standard diameter pillars and a height that is similar to the standard diameter pillars. The standard diameter pillars and the increased diameter pillars form a pattern on the integrated circuit device that corresponds to contact pads on a substrate opposite the integrated circuit device. A first group of solder bumps is disposed between the standard diameter pillars and the contact pads. A second group of solder bumps is disposed between the increased diameter pillars and the contact pads. The second group of solder bumps has pre-connection heights that are greater than pre-connection heights of the first group of solder bumps.
Type:
Application
Filed:
December 18, 2009
Publication date:
June 23, 2011
Applicant:
INTERNATIONAL BUSINESS MACHINES CORPORATION
Inventors:
Richard S. Graf, Thomas E. Lombardi, Sudipta K. Ray, David J. West
Abstract: The module comprises a first substrate and at least one chip mounted on the first substrate. A second substrate is mounted to the first substrate and has an opening therein. The opening is lined with the at least one chip. The second substrate is overmolded and the first substrate is electrically connected to the second substrate by at least one first electrical connector. At least one second electrical connector extends from the second substrate through the overmold and has its exposed ends for electrical connection to an external module. The external module may be mounted to the first module in order to form a package on package assembly.
Type:
Application
Filed:
December 17, 2009
Publication date:
June 23, 2011
Inventors:
Peng Sun, Chi Kuen Vincent Leung, Xun Qing Shi
Abstract: There is a need for providing a technology capable of decreasing on-resistance of a power transistor in a semiconductor device that integrates the power transistor and a control integrated circuit into a single semiconductor chip. There is another need for providing a technology capable of reducing a chip size of a semiconductor device. A semiconductor chip includes a power transistor formation region to form a power transistor, a logic circuit formation region to form a logic circuit, and an analog circuit formation region to form an analog circuit. A pad is formed in the power transistor formation region. The pad and a lead are connected through a clip whose cross section is larger than that of a wire. On the other hand, a bonding pad is connected through the wire 29.
Abstract: A semiconductor device includes an electrode pad and a protective insulating film having an opening to expose the electrode pad. The semiconductor device further includes a bump (resin core bump) that includes a bump core (resin core) formed on the protective insulating film and a conductive layer formed on the bump core. The semiconductor device further includes an interconnect that connects the conductive layer and the electrode pad. The bump core is in the form of a laminate of plural resin layers (for example, first and second resin layers) that have different elastic modulus.
Abstract: A PiP semiconductor device has an inner known good semiconductor package. In the semiconductor package, a first via is formed in a temporary carrier. A first conductive layer is formed over the carrier and into the first via. The first conductive layer in the first via forms a conductive bump. A first semiconductor die is mounted to the first conductive layer. A first encapsulant is deposited over the first die and carrier. The semiconductor package is mounted to a substrate. A second semiconductor die is mounted to the first conductive layer opposite the first die. A second encapsulant is deposited over the second die and semiconductor package. A second via is formed in the second encapsulant to expose the conductive bump. A second conductive layer is formed over the second encapsulant and into the second via. The second conductive layer is electrically connected to the second die.
Type:
Application
Filed:
December 10, 2009
Publication date:
June 16, 2011
Applicant:
STATS CHIPPAC, LTD.
Inventors:
Zigmund R. Camacho, Frederick R. Dahilig, Lionel Chien Hui Tay
Abstract: An integrated circuit package is described that includes a substrate, a leadframe and one or more integrated circuits that are positioned between the substrate and the leadframe. Multiple electrical components may be attached to one or both sides of the substrate. The active face of the integrated circuit is electrically and physically connected to the substrate. The back side of the integrated circuit is mounted on a die attach pad of the leadframe. The leadframe includes multiple leads that are physically attached to and electrically coupled with the substrate. A molding material encapsulates portions of the substrate, the leadframe and the integrated circuit. Methods for forming such packages are also described.
Type:
Application
Filed:
December 10, 2009
Publication date:
June 16, 2011
Applicant:
NATIONAL SEMICONDUCTOR CORPORATION
Inventors:
Lee Han Meng @ Eugene LEE, Kuan Yee WOO
Abstract: A variety of semiconductor package arrangements and packaging methods are described that improve the reliability of bonding wires that down bond a die to a die attach pad. In one aspect, selected portions of the top surface of a lead frame (which may be in panel form) are plated (e.g., silver plated) to facilitate wire bonding. The plating covers some, but not all of a die attach surface of the die attach pad. In some preferred embodiments, the plating on the die attach pad is arranged as a peripheral ring that surrounds an unplated central region of the die support surface. In other embodiments, the plating on the die attach pad takes the form of bars or other geometric patterns that do not fully cover the die support surface. Unplated portions of the die support surface are roughened to improve the adherence of the die to the die attach pad, thereby reducing the probability of die attach pad delamination and the associated risks to down bonded bonding wires.
Type:
Application
Filed:
December 14, 2009
Publication date:
June 16, 2011
Applicant:
NATIONAL SEMICONDUCTOR CORPORATION
Inventors:
Shaw Wei LEE, Yee Kim LEE, Ein Sun NG, Lee Han Meng @ Eugene LEE, Ting Soon Peter CHIN
Abstract: A method of manufacture of an integrated circuit packaging system includes: forming outer leads having outer terminal sections, the outer terminal sections having an upper terminal and a bottom terminal; forming inner leads having inner terminal sections wider than a distance between the outer terminal sections of the outer leads, and the inner terminal sections have an upper terminal and a bottom terminal; connecting an integrated circuit to the inner leads and the outer leads; and encapsulating the integrated circuit, the inner leads, and the outer leads with an encapsulation while leaving the upper terminals and the bottom terminals of the outer terminal sections and the upper terminals and bottom terminals of the inner terminal sections exposed from the encapsulation.
Abstract: There is provided an electronic device manufacturing method capable of manufacturing a device having a preferable communication characteristic at a low cost with a high productivity. The manufacturing method is for manufacturing an electronic device including a plurality of IC chips 100, each having external electrodes formed on a pair of opposing surfaces. One 102 of the electrodes is arranged on an antenna circuit 201 in a transmission/reception antenna having a slit. Furthermore, a bridging plate 300 is arranged for separately and electrically connecting the other external electrode 103 to a predetermined position of the corresponding antenna circuit 301. The method is characterized in that by positioning at least one of the IC chips 100 with the predetermined position on the corresponding antenna circuit 201 to be mounted, it is possible to arrange the retraining IC chips 100 at the predetermined positions on the antenna circuit 201 all at once.
Abstract: A method for manufacturing an integrated circuit package system includes: providing a lead frame; forming an integrated circuit package including the lead frame; providing a selectively exposed area on the lead frame; and coating a conductive shielding layer on the integrated circuit package for coupling the selectively exposed area.
Type:
Application
Filed:
February 16, 2011
Publication date:
June 9, 2011
Inventors:
Rui Huang, Byung Tai Do, Seng Guan Chow, Heap Hoe Kuan
Abstract: A semiconductor is disclosed. In one embodiment, the semiconductor includes a semiconductor substrate having an active area region, a covering configured to protect the active area region, and a carrier. An interspace is located between the carrier and the covering. The interspace is filled with an underfiller material is disclosed.
Type:
Application
Filed:
February 11, 2011
Publication date:
June 9, 2011
Applicant:
Avago Technologies Wireless IP (Singapore) Pte. Ltd.
Inventors:
Martin FRANOSCH, Andreas MECKES, Edward FUERGUT
Abstract: Disclosed in this specification is a system-in-a-package substrate that includes an interconnect substrate for permitting finely pitched connections to be made to an integrated circuit. The interconnect substrate includes a central region on its upper surface for receiving the integrated circuit. The interconnect substrate also has interconnections that electrically connect the finely pitched contacts on the upper surface to larger pitched contacts on the lower surface. The larger pitched contacts connect to a conductive trace frame. The resulting assembly is encased in a molding compound along with a plurality of other devices which are configured to interact with one other through the conductive trace.
Type:
Application
Filed:
January 13, 2011
Publication date:
June 9, 2011
Applicant:
Fairchild Semiconductor Corporation
Inventors:
Maria Clemens Y. Quinones, Ruben P. Madrid
Abstract: The heat-release properties of semiconductor device are to be improved and the reliability thereof is to be improved. The semiconductor device has a wiring substrate, a heat-releasing plate having a convex part inserted into a through-hole of the wiring substrate, a semiconductor chip mounted over the convex part of the heat-releasing plate, and a bonding wire coupling an electrode pad of the semiconductor chip with a bonding lead of the wiring substrate, and further has a sealing portion covering a portion of an upper surface of the wiring substrate, a sealing portion covering a portion of a lower surface of the wiring substrate including the semiconductor chip and the bonding wire, and a solder ball placed over a lower surface of the wiring substrate.
Abstract: A leadframe employed by a leadless package comprises a plurality of package units and an adhesive tape. Each of the package units has a die pad with a plurality of openings and a plurality of pins disposed in the plurality of openings. The adhesive tape is adhered to the surfaces of the plurality of package units and fixes the die pad and the plurality of pins.
Abstract: A conductor layer 2 is formed as a circuit pattern on a base insulating layer 1, a terminal 3 is formed thereon, and a supporting column 4 is formed in the vicinity of the terminal on the upper face of the base insulating layer 1. Here, supposing the protrusion height B of the bump from the element to be connected is B, the height of the supporting column is H, the height of the terminal is h, and the layer thickness of the to terminal is t, as measured from the upper face of the base insulating layer as the reference surface, the height H of the supporting column is determined to satisfy B<H<h+B wherein t<B, or h<H<h+B wherein t?B. As a result, the supporting column functions as a spacer to suppress compression that causes the solder of the terminal to reach the electrode of the element.
Abstract: A method of manufacturing a semiconductor device includes preparing a substrate on which a fuze line containing copper is formed. The method further includes cutting the fuze line by emitting a laser beam, and applying a composition for etching copper to the substrate to finely etch a cutting area of the fuze line and to substantially remove at least one of a copper residue and a copper oxide residue remaining near the cutting area. The composition for etching copper includes about 0.01 to about 10 percent by weight of an organic acid, about 0.01 to 1.0 percent by weight of an oxidizing agent, and a protic solvent.
Abstract: A chip package and a fabrication method thereof are provided according to an embodiment of the invention. The chip package includes a semiconductor substrate containing a chip and having a device area and a peripheral bonding pad area. A plurality of conductive pads is disposed at the peripheral bonding pad area and a passivation layer is formed over the semiconductor substrate to expose the conductive pads. An insulating protective layer is formed on the passivation layer at the device area. A packaging layer is disposed over the insulating protective layer to expose the conductive pads and the passivation layer at the peripheral bonding pad area. The method includes forming an insulating protective layer to cover a plurality of conductive pads during a cutting process and removing the insulating protective layer on the conductive pads through an opening of a packaging layer.
Type:
Application
Filed:
December 1, 2010
Publication date:
June 2, 2011
Inventors:
Ching-Yu NI, Chia-Ming Cheng, Nan-Chun Lin
Abstract: A method for manufacturing a semiconductor package system includes: providing a leadframe, having an open center, with leads adjacent to a peripheral edge of the leadframe; making a die support pad, formed without tie bars, separately from the leadframe; providing a coverlay tape for positioning the support pad centered within the leadframe; attaching a semiconductor die to the die support pad through a die attach adhesive, the semiconductor die being spaced from the leads; and connecting a bonding pad on the semiconductor die to one of the leads using a bonding wire.
Abstract: A semiconductor device includes a support plate having a hole formed therein and a conductor formed on a wall surface of the hole, a semiconductor element; and a conductive post formed by a conductor having a first end portion at one end, and a second end portion at an other end. The second end portion of the conductive post is connected to the semiconductor element, and a side surface of the conductive post is fixed to the conductor on the wall surface of the hole deformed by pressing force of the conductive post on a side closer to the first end portion than the second end portion.
Abstract: The semiconductor device comprises a support plate; a semiconductor element; and conductor posts consisting of a conductor having a first end at one end and a second end at the other end, the second end being connected to the semiconductor element and the conductor posts being connected to the support plate at a position on the side of the second end that is closer to the first end, wherein the conductor posts have a heat conductivity of approximately 200 W/m·K or higher and a Vickers hardness of approximately 70 or lower.
Abstract: Performing electrolysis plating to a wiring is made possible, aiming at the increasing of pin count of a semiconductor device. Package substrate 3 by which ring shape common wiring 3p for electric supply was formed in the inner area of bonding lead 3j in device region 3v of main surface 3a is used. Since a plurality of first plating lines 3r and fourth plating lines 3u for electric supply connected to common wiring 3p can be arranged by this, the feeder for electrolysis plating can be arranged to all the land parts on the back. Hereby, it becomes possible to perform electrolysis plating to the wiring of main surface 3a of package substrate 3, and the back surface. Even if the land part of plural lines is formed covering the perimeter of the back surface, electrolysis plating can be performed to the all land parts. As a result, electrolysis plating can be performed to a wiring, aiming at the increasing of pin count of a semiconductor device.
Abstract: Terminals (2b, 2c) are divided into two along a common boundary, coatings (10, 11) most suitable for two conductive bonding materials (5, 6) to be used are exposed on the terminals (2b, 2c), the most suitable one of the coatings (10, 11) is selected, and the corresponding conductive bonding material (5, 6) is bonded onto the coating. Thus it is possible to improve the reliability of bonding and easily reduce a bonding resistance while suppressing a decrease in the reliability of a semiconductor element 3.
Abstract: Provided is a method for fabricating a device package. The method includes: preparing a substrate where respectively corresponding device structures and input and output pads are disposed on an active surface; preparing a carrier substrate where a metal lid corresponding to the device structure is disposed on one surface; and contacting the active surface of the substrate with the metal lid of the carrier substrate to cover and seal the device structure corresponding to the metal lid.
Type:
Application
Filed:
April 27, 2010
Publication date:
May 19, 2011
Applicant:
ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a planar support structure having a cavity; forming a terminal within the cavity with the terminal coplanar with the planar support structure; forming a conductive pathway on the terminal and the planar support structure with the conductive pathway having a route portion and an interconnect attach portion at the end of the route portion; connecting a device and the interconnect attach portion with the interconnect attach portion towards the device; and forming an encapsulation over the planar support structure covering the conductive pathway and the device.
Type:
Application
Filed:
November 13, 2009
Publication date:
May 19, 2011
Inventors:
Zigmund Ramirez Camacho, Henry Descalzo Bathan, Allan P. Ilagan, Philip Lyndon Cablao
Abstract: An electronic device can include a packaging material having a first surface and a second surface opposite the first surface, and leads including die connection surfaces and external connection surfaces. The electronic device can further include a trench extending from an upper surface of the packaging substrate towards a lower surface of the packaging substrate, wherein a set of leads lie immediately adjacent to the trench, and the packaging material is exposed at the bottom of the trench. In an embodiment, an encapsulant is formed over the upper surface of the packaging substrate and within the trench. In a particular embodiment, the trenches may be formed before or after placing a die over the packaging substrate, or before or after forming electrical connections between the die and leads of the packaging substrate.
Abstract: A semiconductor device is provided which includes a semiconductor substrate having a plurality of microelectronic elements formed therein; an interconnect structure formed over the substrate, the interconnect structure including metal layers isolated from one another by an inter-metal dielectric, the metal layers including a topmost metal layer; dummy metal vias formed between at least two metal layers and disposed within a region of the interconnect structure; and a bonding pad formed over the topmost metal layer such that the bonding pad is aligned with the region of the interconnect structure.
Abstract: A light emitting device includes a semiconductor structure comprising a light emitting layer disposed between an n-type region and a p-type region, a metal p-contact disposed on the p-type region, and a metal n-contact disposed on the n-type region. The metal p-contact and the metal n-contact are both formed on the same side of the semiconductor structure. The light emitting device is connected to a mount by a bonding structure. The bonding structure includes a plurality of metal regions separated by gaps and a metal structure disposed between the light emitting device and the mount proximate to an edge of the light emitting device. The metal structure is configured such that during bonding, the metal structure forms a continuous seal between the light emitting device and the mount.
Type:
Application
Filed:
October 5, 2010
Publication date:
May 19, 2011
Applicant:
KONINKLIJKE PHILIPS ELECTRONICS N.V.
Inventors:
John E. Epler, Michael R. Krames, James G. Neff, Stefano Schiaffino
Abstract: A semiconductor chip has a rectangular main surface with first and second vertices on a diagonal line and first and second sides connecting the first and second vertices. A wire is formed between an electrode and a pad of the semiconductor chip. The wire is enclosed in a cavity of a mold. A liquid resin is poured into the cavity to flow from the first vertex toward the second vertex along the first and second sides. The liquid resin is cured to form a resin portion. The wire is formed such that the wire extends on the side relatively further from the first vertex with respect to a straight line connecting the pad and electrode as seen in plan view. Wires are thus prevented from contacting each other in the process of pouring the liquid resin and accordingly electrical short circuit between the wires can be prevented.
Abstract: The present invention discloses a semiconductor device package structure with redistribution layer (RDL) and through silicon via (TSV) techniques. The package structure comprises an electronic element which includes a dielectric layer on a backside surface of the electronic element, a plurality of first conductive through vias across through the electronic element and the dielectric layer, and a plurality of conductive pads accompanying the first conductive through vias on an active surface of the electronic element; a filler material disposed adjacent to the electronic element; a first redistribution layer disposed over the dielectric layer and the filler material, and connected to the first conductive through vias; a first protective layer disposed over the active surface of the electronic element, the conductive pads, and the filler material; and a second protective layer disposed over the redistribution layer, the dielectric layer, and the filler material.
Abstract: An electro-mechanical transducer contains a vibrating electrode (15b), a vibrating-electrode-insulating film (15a) disposed at a bottom surface of the vibrating electrode (15b), an electret layer (13) facing to the vibrating electrode (15b), an electret-insulating layer (14e) joined to a top surface of the electret layer (13), and a back electrode 17 in contact with a bottom surface of the electret layer (13). A microgap between ten nanometers and 100 micrometers is established between the vibrating-electrode-insulating film (15a) and electret-insulating layer (14e). A central line average roughness Ra of the vibrating electrode (15b), including a bending, is 1/10 or less of a gap width measured between the bottom surface of the vibrating electrode (15b) and the top surface of the electret layer (13).
Type:
Application
Filed:
April 7, 2009
Publication date:
May 12, 2011
Applicant:
National University Corporation Saitama University
Abstract: A metallic interconnect structure (200) for connecting a gold bump (205) and a copper pad (212), as used for example in semiconductor flip-chip assembly. A first region (207) of binary AuSn2 intermetallic is adjacent to the gold bump. A region (208) of binary AuSn4 intermetallic is adjacent to the first AuSn2 region. Then, a region (209) of binary gold-tin solid solution is adjacent to the AuSn4 region, and a second region (210) of binary AuSn2 intermetallic is adjacent to the solid solution region. The second AuSn2 region is adjacent to a nickel layer (213) (preferred thickness about 0.08 ?m), which covers the copper pad. The nickel layer insures that the gold/tin intermetallics and solutions remain substantially free of copper and thus avoid ternary compounds, providing stabilized gold bump/solder connections.
Type:
Application
Filed:
October 4, 2007
Publication date:
May 12, 2011
Applicant:
TEXAS INSTRUMENTS INCORPORATED
Inventors:
Kejun Zeng, Wei Qun Peng, Rebecca L. Holford, Robert John Furtaw, Bernardo Gallegos
Abstract: A method and apparatus for packaging semiconductor dies for increased thermal conductivity and simpler fabrication when compared to conventional semiconductor packaging techniques are provided. The packaging techniques described herein may be suitable for various semiconductor devices, such as light-emitting diodes (LEDs), central processing units (CPUs), graphics processing units (GPUs), microcontroller units (MCUs), and digital signal processors (DSPs). For some embodiments, the package includes a ceramic substrate having an upper cavity with one or more semiconductor dies disposed therein and having a lower cavity with one or more metal layers deposited therein to dissipate heat away from the semiconductor dies. For other embodiments, the package includes a ceramic substrate having an upper cavity with one or more semiconductor dies disposed therein and having a lower surface with one or more metal layers deposited thereon for efficient heat dissipation.
Abstract: A method for manufacturing a semiconductor component that includes a leadframe having a non-metallic base structure and an intermediate leadframe structure. The non-metallic base structure may be, among other things, paper, cellulose, or plastic. A layer of electrically conductive material is formed over the non-metallic base structure. A circuit element attach structure and a plurality of leadframe leads are formed from the layer of electrically conductive material. A circuit element is coupled to the circuit element attach structure and electrically coupled to the plurality of leadframe leads. The circuit element is encapsulated and at least the non-metallic base structure is removed. Alternatively, a plurality of leadframe leads may be formed on the electrically conductive layer and a circuit element is placed over the electrically conductive layer. The circuit element is electrically coupled to the plurality of leadframe leads and encapsulated.
Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a semiconductor substrate; forming a core region on the semiconductor substrate with the core region having a core side; forming an inner bond pad on the semiconductor substrate with the inner bond pad having an inner core pad and an inner probe pad with the inner probe pad further from the core region than the inner core pad; and forming an outer bond pad on the semiconductor substrate and adjacent the inner bond pad with the outer bond pad having an outer core pad and an outer probe pad with the outer probe pad closer to the core region than the outer core pad, and the inner probe pad and the outer probe pad aligned parallel to the core side.
Abstract: According to one embodiment, a light-emitting device includes a substrate, a plurality of pads and a plurality of light-emitting elements. The pads has electric conductance, and are arranged on the substrate. A reflecting layer which is formed by electroplating is provided on a surface of each of the pads. The light-emitting elements are mounted on the pads. A depressed part is left on the substrate. The depressed part is formed on the substrate by removing a pattern on the substrate, by which the pads are electrically connected.
Abstract: A leadframe suitable for use in the packaging of at least two integrated circuit dice into a single integrated circuit package is described. The leadframe includes a plurality of leads. Each of a first set of the plurality of leads has a first side and a second side substantially opposite the first side of the lead. Additionally, each of the first and second sides of the first set of leads each include at least two solder pads. Each solder pad on a lead of the first set of leads is isolated from other solder pads on the same side of the lead with at least one recessed region adjacent the solder pad. In various embodiments, I/O pads from at least two dice are physically and electrically connected to the opposing sides of the leads.
Type:
Application
Filed:
January 11, 2011
Publication date:
May 5, 2011
Applicant:
NATIONAL SEMICONDUCTOR CORPORATION
Inventors:
Will K. Wong, Nghia T. Tu, Jaime A. Bayan
Abstract: A method for packaging an integrated circuit comprises the steps of: providing a ground plane, the ground plane having a recessed area shaped to receive an integrated circuit die, wherein the integrated circuit die having a first surface with active circuitry, a second surface, and an edge generally orthogonal to the first and second surfaces; attaching the second surface of the integrated circuit die to a bottom of the recessed area with a thermally conductive adhesive; filling a space between the edge of the integrated circuit die and a side of the recessed area with a fill material; forming an insulating layer on the ground plane and the first surface of the integrated circuit die; patterning the insulating layer to expose contacts on the first surface of the integrated circuit die; and plating electrical conductors on the insulating layer and the contacts.
Abstract: A method is disclosed for attaching an interconnection plate to semiconductor die within leadframe package. A base leadframe is provided with die pad for attaching semiconductor die. An interconnection plate is provided for attachment to the base leadframe and semiconductor die. Add a base registration feature onto base leadframe and a plate registration feature onto interconnection plate with the registration features designed to match each other such that, upon approach of the interconnection plate to base leadframe, the two registration features would engage and guide each other causing concomitant self-aligned attachment of the interconnection plate to base leadframe. Next, the interconnection plate is brought into close approach to base leadframe to engage and lock plate registration feature to base registration feature hence completing attachment of the interconnection plate to semiconductor die and forming a leadframe package.
Type:
Application
Filed:
October 27, 2009
Publication date:
April 28, 2011
Inventors:
Yan Xun Xue, Jun Lu, Le Shi, Liang Zhao
Abstract: A module including a carrier and a semiconductor chip applied to the carrier. An external contact element is provided having a first portion and a second portion extending perpendicular to the first portion, wherein a thickness of the second portion is smaller than a thickness of the carrier.
Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes pads for attaching solder bumps; bond-pads bonded to bump-pads of a die having an integrated circuit, and traces interconnecting bond-pads to pads. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces at least partially surrounding some pads so as to absorb stress from solder bumps attached to the pads. Parts of the traces that surround pads protect parts of the underlying dielectric material proximate the solder bumps, from the stress.
Abstract: The present invention relates to a stacked semiconductor package having flexible circuit board therein. The semiconductor package comprises a substrate and a chip assembly. The chip assembly comprises at least a first chip, a second chip and a flexible circuit board. The second chip is disposed above the first chip, and is electrically connected to the first chip by the flexible circuit board. The chip assembly is electrically connected to the substrate. As a result, the interposer of prior art is omitted, the overall thickness of the stacked semiconductor package of the present invention is reduced, and the manufacturing procedure is simplified.
Type:
Grant
Filed:
May 3, 2007
Date of Patent:
April 26, 2011
Assignee:
Advanced Semiconductor Engineering, Inc.
Abstract: Using side-wall conductor leads to form package level conductor leads for active circuits manufactured on silicon substrate, the preferred embodiments of the present invention significantly reduces the areas of die-scale surface mount package chips. Besides area reduction, these methods also provide significant cost saving and reduction in parasitic impedance.
Abstract: A semiconductor device includes a semiconductor chip having a plurality of electrode pads, and a rewiring pattern having a plurality of interconnects which are connected to the electrode pads and extend over an insulation film. The semiconductor device also includes a plurality of columnar electrodes each of which has a main body section and a protrusion section, and a sealing section which has a top face having a height the same as the top faces of the protrusion sections. The semiconductor device also includes solder balls formed on the protrusion sections. The semiconductor device also has a plurality of trenches in the sealing section. Each trench has a depth which reaches the boundary between the main body and protrusion of the electrode. The side faces of the protrusion section are exposed face defined by the trenches. Each solder ball is electrically connected to the top face and side faces of the protrusion section of each electrode.
Abstract: A lead frame includes a base material having a front surface for mounting of a semiconductor chip and a back surface for connection with an external board, and an Ni layer having a thick section and thin section. The thick section is formed on the back surface of the base material, whereas the thin section is formed on all or a part of the front surface of the base material. It is preferable that the thick section has a thickness ranging from 2.5 to 5 ?m, and the thin section is 0.5-2 ?m thinner than the thick section. The lead frame can be manufactured with improved productivity by forming an Ni layer on both front and back surfaces of the base material, and then etching only the Ni layer formed on the front surface of the base material.
Abstract: A semiconductor package has a semiconductor die disposed on a substrate. A bond wire is connected between a first bonding site on the semiconductor die and a second bonding site on the substrate. The first bonding site is a die bond pad; the second bonding site is a stitch bond. The second bonding site has a bond finger formed on the substrate, a conductive layer in direct physical contact with the bond finger, and a bond stud coupled to the bond wire and in direct physical contact with the conductive layer to conduct an electrical signal from the semiconductor die to the bond finger. The bond finger is made of copper. The conductive layer is made of copper or gold. The bond stud is made of gold and overlies a side portion and top portion of the copper layer.
Type:
Application
Filed:
December 20, 2010
Publication date:
April 21, 2011
Inventors:
Rajendra D. Pendse, Byung Joon Han, HunTeak Lee
Abstract: A method for bonding an LED assembly (71) or other electronic package (31) to a substrate PCB containing a heat-sink (52), which utilizes layers of reactive multilayer foil (51) disposed between contacts (32, 34) of the electronic package 31 and the associated contact pads (55) on the supporting substrate PCB. By initiating an exothermic reaction in the reactive multilayer foil (51), together with an application of pressure, sufficient heat is generated between the contacts (32, 34) and the associated contact pads (55) to melt adjacent bonding material (54) to obtain good electrically and thermally conductive bonds between the contacts 32, 34 and contact pads (55) without thermally damaging the electronic package (31), heat-sensitive components (35) associated with the electronic package (31), or other the supporting substrate PCB.
Type:
Application
Filed:
August 29, 2008
Publication date:
April 21, 2011
Inventors:
David Van Heerden, Timothy Ryan Rude, Ramzi Vincent
Abstract: Apparatuses and methods directed to a semiconductor chip package having multiple leadframes are disclosed. Packages can include a first leadframe having a die attach pad and a first plurality of electrical leads, a second leadframe that is generally parallel to the first leadframe and having a second plurality of electrical leads, and a plurality of direct electrical connectors between the first and second leadframes, where such direct electrical connectors control the distance between the leadframes. Additional device components can include a primary die, an encapsulant, a secondary die, an inductor and/or a capacitor. The plurality of direct electrical connectors can comprise polymer balls having solder disposed thereabout. Alternatively, the direct electrical connectors can comprise metal tabs that extend from one leadframe to the other. The first and second leadframes can be substantially stacked atop one another, and one or both leadframes can be leadless leadframes.
Abstract: An apparatus and a method configured to lower thermal stress is disclosed. One embodiment provides a semiconductor chip, a lead frame and a layer structure. The layer structure includes at least a diffusion solder layer and a buffer layer. The layer structure is arranged between the semiconductor chip and the lead frame. The buffer layer includes a material, which is soft in comparison to a material of the diffusion solder layer, and includes a layer thickness such that thermal stresses in the semiconductor chip remain below a predetermined value during temperature fluctuations within a temperature range.